# P87C51MB2/P87C51MC2

80C51 8-bit microcontroller family with extended memory; 64 kB/96 kB OTP with 2 kB/3 kB RAM

Rev. 03 — 13 November 2003

**Product data** 

# 1. General description

The P87C51Mx2 represents the first microcontroller based on Philips Semiconductors' new 51MX core. The P87C51MC2 features 96 kbytes of OTP program memory and 3 kbytes of data SRAM, while the P87C51MB2 has 64 kbytes of OTP and 2 kbytes of RAM. In addition, both devices are equipped with a Programmable Counter Array (PCA), a watchdog timer that can be configured to different time ranges through SFR bits, as well as two enhanced UARTs and Serial Peripheral Interface (SPI).

Philips Semiconductors' 51MX (Memory eXtension) core is an accelerated 80C51 architecture that executes instructions at twice the rate of standard 80C51 devices. The linear address range of the 51MX has been expanded to support up to 8 Mbytes of program memory and 8 Mbytes of data memory. It retains full program code compatibility to enable design engineers to re-use 80C51 development tools, eliminating the need to move to a new, unfamiliar architecture. The 51MX core also retains 80C51 bus compatibility to allow for the continued use of 80C51-interfaced peripherals and Application Specific Integrated Circuits (ASICs).

The P87C51Mx2 provides greater functionality, increased performance and overall lower system cost. By offering an embedded memory solution combined with the enhancements to manage the memory extension, the P87C51Mx2 eliminates the need for software work-around. The increased program memory enables design engineers to develop more complex programs in a high-level language like C, for example, without struggling to contain the program within the traditional 64 kbytes of program memory. These enhancements also greatly improve C Language efficiency for code size below 64 kbytes.

The 51MX core is described in more detail in the 51MX Architecture Reference.

#### 2. Features

#### 2.1 Key features

- Extended features of the 51MX Core:
  - ◆ 23-bit program memory space and 23-bit data memory space
  - Linear program and data address range expanded to support up to 8 Mbytes each
  - Program counter expanded to 23 bits
  - Stack pointer extended to 16 bits enabling stack space beyond the 80C51 limitation





- New 23-bit extended data pointer and two 24-bit universal pointers greatly improve C compiler code efficiency in using pointers to access variables in different spaces
- 100% binary compatibility with the classic 80C51 so that existing code is completely reusable
- Up to 24 MHz CPU clock with 6 clock cycles per machine cycle
- 96 kbytes (MC2) or 64 kbytes (MB2) of on-chip OTP
- 3 kbytes (MC2) or 2 kbytes (MB2) of on-chip RAM
- Programmable Counter Array (PCA)
- Two full-duplex enhanced UARTs and Serial Peripheral Interface (SPI) communication modules

## 2.2 Key benefits

- Increases program/data address range to 8 Mbytes each
- Enhances performance and efficiency for C programs
- Fully 80C51-compatible microcontroller
- Provides seamless and compelling upgrade path from classic 80C51
- Preserves 80C51 code base, investment/knowledge, and peripherals & ASICs
- Supported by wide range of 80C51 development systems and programming tools vendors
- The P87C51Mx2 makes it possible to develop applications at lower cost and with a reduced time-to-market

# 2.3 Complete features

- Fully static
- Up to 24 MHz CPU clock with 6 clock cycles per machine cycle
- 96 kbytes or 64 kbytes of on-chip OTP
- 3 kbytes or 2 kbytes of on-chip RAM
- 23-bit program memory space and 23-bit data memory space
- Four-level interrupt priority
- 34 I/O lines (5 ports)
- Three Timers: Timer0, Timer1 and Timer2
- Two full-duplex enhanced UARTs with baud rate generator
- Framing error detection
- Automatic address recognition
- Supports industry-standard Serial Peripheral Interface (SPI) with a baud rate up to 6 Mbits/s
- Power control modes
- Clock can be stopped and resumed
- Idle mode
- Power down mode with advanced clock control
- Second DPTR register
- Asynchronous port reset
- Programmable Counter Array (PCA) (compatible with 8xC51Rx+) with five Capture/Compare modules

- Low EMI (inhibit ALE)
- Watchdog timer with programmable prescaler for different time ranges (compatible with 8xC66x with added prescaler)

# 3. Differences between P87C51MX2/02 part and previous revisions of P87C51MX2

The P87C51MX2/02 offers several advantages over the previous generation of P87C51MX2 parts. Right now, SPI module is available, two more general purpose digital pins on P4 are present and additional power control features are implemented (advanced peripheral clock control). New memory interface mode and code size optimization options are available with the use of MXCON register.


No changes are necessary when porting and loading code written for existing P87C51MX2 to the new P87C51MX2/02.

# 4. Ordering information


**Table 1: Ordering information** 

Type number	Memo	ry	Temp	V <sub>DD</sub> voltage	Frequency	/	Package		
	ОТР	RAM	Range (°C)	range	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> = 4.5 to 5.5 V	Name	Description	Version
P87C51MB2BA/02	64 kB	2048 B	0 to +70	2.7 to 5.5 V	0 to 12 MHz	0 to 24 MHz	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2
P87C51MC2BA/02	96 kB	3072 B	0 to +70	2.7 to 5.5 V	0 to 12 MHz	0 to 24 MHz	PLCC44	plastic leaded chip carrier; 44 leads	SOT187-2

# 5. Block diagram




# 6. Functional diagram



# 7. Pinning information

# 7.1 Pinning



6 of 36

# 7.2 Pin description

Table 2: Pin description

Symbol	Pin	Type	Description
P0.0 - P0.7	43 - 36	I/O	<b>Port 0:</b> Port 0 is an open drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0 - P1.7	2 - 9	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 1 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled LOW will source current because of the internal pull-ups.
	2	I/O	• P1.0, T2
			<ul> <li>Timer/Counter 2 external count input/Clock out</li> </ul>
	3	1	• P1.1, T2EX
			<ul> <li>Timer/Counter 2 Reload/Capture/Direction Control</li> </ul>
	4	1	• P1.2, ECI
			<ul> <li>External Clock Input to the PCA</li> </ul>
	5	I/O	• P1.3, CEX0
			<ul> <li>Capture/Compare External I/O for PCA module 0</li> </ul>
	6	I/O	• P1.4, CEX1
			<ul> <li>Capture/Compare External I/O for PCA module 1 (with pull-up on pin)</li> </ul>
		I/O	• MOSI
			<ul> <li>SPI Master Out/Slave In (Selected when SPEN (SPCTL.6) is '1', in which case the pull-up for this pin is disabled)</li> </ul>
	7	I/O	• P1.5, CEX2
			<ul> <li>Capture/Compare External I/O for PCA module 2 (with pull-up on pin)</li> </ul>
		I/O	• SPICLK
			<ul> <li>SPI Clock (Selected when SPEN (SPCTL.6) is '1', in which case the pull-up for this pin is disabled)</li> </ul>
	8	I/O	• P1.6, CEX3
			<ul> <li>Capture/Compare External I/O for PCA module 3</li> </ul>
	9	I/O	• P1.7, CEX4
			<ul> <li>Capture/Compare External I/O for PCA module</li> </ul>

 Table 2:
 Pin description...continued

Table 2: Pi	n description.	continued	
Symbol	Pin	Туре	Description
P2.0 - P2.7	24 - 31	I/O	Port 2: Port 2 is a 8-bit bidirectional I/O port with internal pull-ups on all pins. Port 2 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled LOW will source current because of the internal pull-ups. (See Section 10 "Static characteristics", I <sub>IL</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR) or 23-bit addresses (MOVX @EPTR, EMOV). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @ Ri), port 2 emits the contents of the P2 Special Function Register.  Note that when 23-bit address is used, address bits A16-A22 will be outputted to P2.0-P2.6 when ALE is HIGH, and address bits A8-A14 are outputted to P2.0-P2.6 when ALE is LOW. Address bit A15 is outputted on P2.7 regardless
			of ALE.
P3.0 - P3.7	11,13 -19	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally pulled LOW will source current because of the internal pull-ups.
	11	I	• P3.0, RXD0
			<ul> <li>Serial input port 0</li> </ul>
	13	0	• P3.1, TXD0
			<ul> <li>Serial output port 0</li> </ul>
	14	I	• P3.2, INT0
			<ul> <li>External interrupt 0</li> </ul>
	15	I	• P3.3, INT1
			<ul><li>External interrupt 1</li></ul>
	16	I	• P3.4, T0
			<ul> <li>Timer0 external input</li> </ul>
	17	I	• P3.5, T1
			- Timer1 external input
	18	0	• P3.6, WR
			External data memory write strobe
	19	0	• P3.7, RD
			External data memory read strobe
P4.0 - P4.1	12,34	I/O	<b>Port 4:</b> Port 4 is an 2-bit bidirectional I/O port with internal pull-ups on all pins. Port 4 pins that have 1s written to them are pulled HIGH by the internal pull-ups and can be used as inputs. As inputs, port 4 pins that are externally pulled LOW will source current because of the internal pull-ups. As inputs, port 4 pins that are externally pulled LOW will source current because of the internal pull-ups. (Note: When SPEN, i.e.,SPCTL.6, is '1', the pull-ups at these port pins are disabled.)
	12	I	• P4.0, RXD1
			<ul> <li>Serial input port 1 (with pull-up on pin)</li> </ul>
		I/O	• MISO
			<ul> <li>SPI Master In/Slave Out (Selected when SFR bit SPEN (SPCTL.6) is '1', in which case the pull-up for this pin is disabled)</li> </ul>
0307 750 12302			@ Kanjakiika Bhilian Elasterias N.V. 2002 All sinks

**Product data** 

 Table 2:
 Pin description...continued

Symbol	Pin	Туре	Description
Cymbol .	34	0	• P4.1, TXD1
	34	O	- Serial output port 1 (with pull-up on pin)
		I/O	• SS
		1/0	<ul> <li>SPI Slave Select (Selected when SPEN (SPCTL.6) is '1', in which case the pull-up for this pin is disabled)</li> </ul>
RST	10	l	<b>Reset</b> : A HIGH on this pin for two machine cycles, while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{DD}$ .
ALE	33	0	<b>Address Latch Enable:</b> Output pulse for latching the LOW byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of $\frac{1}{6}$ the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR AUXR.0. With this bit is set, ALE will be active only during a MOVX/EMOV/MOVC instruction.
PSEN	32	0	<b>Program Store Enable</b> : The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	35	l	External Access Enable/Programming Supply Voltage: $\overline{EA}$ must be externally held LOW to enable the device to fetch code from external program memory locations. If $\overline{EA}$ is held HIGH, the device executes from internal program memory. The value on the $\overline{EA}$ pin is latched when RST is released and any subsequent changes have no effect.
XTAL1	21	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	20	0	Crystal 2: Output from the inverting oscillator amplifier.
V <sub>SS</sub>	22	l	Ground: 0 V reference.
$V_{DD}$	44	I	<b>Power Supply:</b> This is the power supply voltage for normal operation as well as Idle and Power Down modes.
(NC/V <sub>SS</sub> )	1	I	<b>No Connect/Ground:</b> This pin is internally connected to $V_{SS}$ on the P87C51MB2/MC2. If connected externally, this pin must only be connected to the same $V_{SS}$ as at pin 22. (Note: Connecting the second pair of $V_{SS}$ and $V_{DD}$ pins is not required. However, they may be connected in addition to the primary $V_{SS}$ and $V_{DD}$ pins to improve power distribution, reduce noise in output signals, and improve system-level EMI characteristics.)
(NC/V <sub>DD</sub> )	23	I	<b>No Connect/Power Supply:</b> This pin is internally connected to $V_{DD}$ on the P87C51MB2/MC2. If connected externally, this pin must only be connected to the same $V_{DD}$ as at pin 44. (Note: Connecting the second pair of $V_{SS}$ and $V_{DD}$ pins is not required. However, they may be connected in addition to the primary $V_{SS}$ and $V_{DD}$ pins to improve power distribution, reduce noise in output signals, and improve system-level EMI characteristics.)

9 of 36

# 8. Functional description

### 8.1 Memory arrangement

P87C51MB2 has 64 kbytes of OTP (MX universal map range: 80:0000-80:FFFF), while P87C51MC2 has 96 kbytes of OTP (MX universal map range: 80:0000-81:7FFF).

The P87C51MB2 and P87C51MC2 have 2 kbytes and 3 kbytes of on-chip RAM respectively:

Table 3: Memory arrangement

Data me	emory	Size (bytes) and MX map range	universal memory
Туре	Description	P87C51MB2	P87C51MC2
DATA	memory that can be addressed both directly and indirectly; can be used as stack	128 (7F:0000-7F:007F)	128 (7F:0000-7F:001F)
IDATA	superset of DATA; memory that can be addressed indirectly (where direct address for upper half is for SFR only); can be used as stack	256 (7F:0000-7F:00FF)	256 (7F:0000-7F:00FF)
EDATA	superset of DATA/IDATA; memory that can be addressed indirectly using Universal Pointers (PR0,1); can be used as stack	512 (7F:0000-7F:01FF)	512 (7F:0000-7F:01FF)
XDATA	memory (on-chip 'External Data') that is accessed via the MOVX/EMOV instructions using DPTR/EPTR	1536 (00:0000-00:05FF)	2560 (00:0000-00:09FF)

For more detailed information, please refer to the *P87C51Mx2 User Manual* or the *51MX Architecture Specification*.

### 8.2 Special Function Registers

Special Function Register (SFR) accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0', or '1' can **only** be written and read as follows:
  - '-' MUST be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
  - '0' MUST be written with '0', and will return a '0' when read.
  - '1' MUST be written with '1', and will return a '1' when read.

Table 4: Special Function Registers

1 Accumulator R121 Auxiliary Function Register R122 Auxiliary Function Register 1 B Register CON [2] Baud Rate Generator Control R0 [2][5] Baud Rate Generator Rate LC R1 [2] Module 1 Capture HIGH P0H [2] Module 2 Capture HIGH P1H [2] Module 2 Capture HIGH P2H [2] Module 3 Capture LOW P1L [3] Module 4 Capture LOW P1L [4] Module 4 Capture LOW P1L [5] Module 5 Capture LOW P1L [6] Module 6 Capture LOW P1L [7] Module 7 Capture LOW P1L [8] Module 8 Capture LOW P1L [9] Module 9 Capture LOW P1L [9] Module 1 Mode PM1 [18] Module 8 Mode PM2 [18] Module 8 Mode PM3 [2] Module 8 Mode PM4 [2] Module 9 Mode PM4 [2] Module 9 Mode PM5 [3] Module 9 Mode PM6 [4] Module 9 Mode PM7 [5] Module 9 Mode PM7 [7] Module 9 Mode PM8 [8] Module 9 Mode PM8 [9] PCA Counter HIGH PCA Counter HIGH											
Accumulator Auxiliary Function Register 1 Auxiliary Function Register 1 B Register	otion	SFR	Bit fund	Bit functions and addresses	sesse.						Reset
Accumulator Auxiliary Function Register  Auxiliary Function Register 1  B Register  B Register  AIZ Baud Rate Generator Control  B Baud Rate Generator Rate LC  B Baud Rate Generator Rate HIGH  R Module 1 Capture HIGH  R Module 2 Capture HIGH  R Module 4 Capture LOW  R Module 2 Capture LOW  R Module 2 Capture LOW  R Module 4 Capture LOW  R Module 2 Capture LOW  R Module 2 Capture LOW  R Module 4 Capture LOW  R Module 2 Capture LOW  R Module 3 Capture COW  R Module 4 Capture COW  R Module 4 Capture LOW  R Module 5 Capture COW  R Module 6 Mode  R Module 7 Mode  R Module 7 Mode  R Module 8 Mode  R Module 8 Mode  R Module 9 Mode  R Module 9 Mode  R Module 1 Mode  R Module 1 Mode  R Module 1 Mode  R Module 2 Mode  R Module 3 Mode  R Module 4 Mode		Addr	MSB							LSB	value
Accumulator Auxiliary Function Register 1 B Register B Register B Baud Rate Generator Control B Baud Rate Generator Rate LC B Baud Rate Generator Rate HIGH B Module 1 Capture HIGH B Module 2 Capture HIGH B Module 2 Capture HIGH B Module 3 Capture LOW B Module 4 Capture LOW B Module 5 Capture LOW B Module 6 Capture LOW B Module 7 Capture LOW B Module 7 Capture LOW B Module 8 Capture LOW B Module 8 Capture LOW B Module 9 Capture LOW B Module 1 Capture LOW B Module 1 Capture COW B Module 3 Capture COW B Module 3 Mode B Module 2 Mode B Module 3 Mode B Module 3 Mode B Module 3 Mode B Module 4 Mode B Module 4 Mode B Module 5 Mode B Module 5 Mode B Module 6 Mode B Module 7 Mode B Module 7 Mode B Module 8 Mode B Module 9 Mode B Module 9 Mode B Module 1 Mode B Module 1 Mode B Module 1 Mode B Module 1 Mode B Module 2 Mode B Module 3 Mode B Module 4 Mode B Module 4 Mode		Bit address	E7	E6	E5	E4	E3	E2	E1	E0	
Auxiliary Function Register 1  B Register  B Register  B Register  B Register  A Z  Baud Rate Generator Control  Baud Rate Generator Rate LO  B Baud Rate Generator Rate LO  B Baud Rate Generator Rate LO  B Module 1 Capture HIGH  R Module 2 Capture HIGH  R Module 4 Capture LOW  R Module 2 Capture LOW  R Module 5 Capture LOW  R Module 6 Capture LOW  R Module 7 Capture LOW  R Module 6 Capture LOW  R Module 7 Capture LOW  R Module 8 Capture LOW  R Module 8 Capture COW  R Module 9 Mode  R Module 1 Mode  R Module 1 Mode  R Module 2 Mode  R Module 3 Mode  R Module 3 Mode  R Module 4 Mode  R Module 4 Mode  R PCA Counter HIGH  R PCA Counter HIGH	ılator	E0H									H00
B Register  SON [2] Baud Rate Generator Control  RO[2] Baud Rate Generator Rate LC  R1 [2] Baud Rate Generator Rate LC  R1 [2] Baud Rate Generator Rate HIGH  P1H[2] Module 1 Capture HIGH  P2H[2] Module 2 Capture HIGH  P3H[2] Module 3 Capture HIGH  P4H[2] Module 4 Capture HIGH  P1L[2] Module 6 Capture LOW  P1L[2] Module 7 Capture LOW  P1L[2] Module 7 Capture LOW  P1L[2] Module 8 Capture LOW  P1L[2] Module 9 Capture LOW  P1L[2] Module 1 Capture LOW  P1L[2] Module 2 Capture LOW  P1L[2] Module 3 Capture LOW  P1L[2] Module 3 Capture LOW  PM0 [2] Module 4 Mode  PM3 [2] Module 5 Mode  PM4 [2] Module 5 Mode  PCA Counter HIGH  PCA Counter HIGH  PCA Counter HIGH	y Function Register	8ЕН	ı	·	ı	ı	ı	ı	EXTRAM	AO	[9]H00
B Register  SON [2] Baud Rate Generator Control  80 [2] Baud Rate Generator Rate LC  81 [2] Baud Rate Generator Rate LC  81 [2] Baud Rate Generator Rate  10H [2] Module 0 Capture HIGH  11H [2] Module 1 Capture HIGH  12H [2] Module 2 Capture HIGH  12H [2] Module 2 Capture LOW  12L [2] Module 3 Capture LOW  12L [2] Module 4 Capture LOW  13L [2] Module 5 Capture LOW  14L [2] Module 6 Capture LOW  14L [2] Module 7 Capture LOW  14L [2] Module 8 Capture LOW  14L [2] Module 1 Mode  14M [2] Module 1 Mode  14M [2] Module 2 Mode  14M [2] Module 3 Mode  14M [2] Module 3 Mode  15M [2] Module 3 Mode  16M [2] Module 4 Mode  16M [2] Module 5 Mode  17M [2] Module 5 Mode  18M [2] Module 6 Mode  18M [2] Module 1 Mode  18M [2] Module 1 Mode  18M [2] Module 1 Mode	y Function Register 1	A2H	ı	I	ı	LPEP	GF2	0	ı	DPS	[9]H00
B Register  CON [2] Baud Rate Generator Control [80 [2][5] Baud Rate Generator Rate LO [81 [2][5] Baud Rate Generator Rate LO [81 [2][6] Baud Rate Generator Rate [81 [2][7] Module 0 Capture HIGH [82 [2][8] Module 2 Capture HIGH [83 [2][8] Module 4 Capture LOW [82 [2][8] Module 1 Capture LOW [84 [2][90		Bit address	F7	F6	F5	F4	F3	F2	Σ	F0	
20NI <sup>2</sup> Baud Rate Generator Control 80 <sup>[2][5]</sup> Baud Rate Generator Rate LO 81 <sup>[2][5]</sup> Baud Rate Generator Rate HIGH HIGH Module 1 Capture HIGH P1H <sup>[2]</sup> Module 2 Capture HIGH Module 2 Capture HIGH Module 3 Capture HIGH Module 4 Capture LOW P1L <sup>[2]</sup> Module 6 Capture LOW P1L <sup>[2]</sup> Module 7 Capture LOW P1L <sup>[2]</sup> Module 8 Capture LOW P1L <sup>[2]</sup> Module 9 Capture COW P1L <sup>[2]</sup> Module 1 Mode P1M1 <sup>[2]</sup> Module 1 Mode P1M1 <sup>[2]</sup> Module 2 Mode P1M1 <sup>[2]</sup> Module 3 Mode P1M1 <sup>[2]</sup> Module 3 Mode P1M1 <sup>[2]</sup> Module 4 Mode P1M1 <sup>[2]</sup> PCA Counter HIGH P1M2 <sup>[2]</sup> PCA Counter HIGH	ter	F0H									H00
80 [2][5] Baud Rate Generator Rate LO [2][5] Baud Rate Generator Rate HIGH OH[2] Module 0 Capture HIGH 17H[2] Module 1 Capture HIGH 17H[2] Module 2 Capture HIGH 17H[2] Module 4 Capture HIGH 17L[2] Module 0 Capture LOW 17L[2] Module 1 Capture LOW 17L[2] Module 2 Capture LOW 17L[2] Module 2 Capture LOW 17L[2] Module 3 Capture LOW 17L[2] Module 4 Capture LOW 17L[2] Module 5 Capture LOW 17L[2] Module 6 Mode 17H[2] Module 7 Mode 17H[2] Module 7 Mode 17H[2] Module 8 Mode 17H[2] Module 9 Mode 17H[2] Module 9 Mode 17H[2] Module 1 Mode	ate Generator Control	85H[3]	ı	I	ı	ı	1	1	SOBRGS	BRGEN	[9]H00
81 [2][5] Baud Rate Generator Rate HIGH HIGH OH [2] Module 1 Capture HIGH 22H [2] Module 2 Capture HIGH 34H [2] Module 2 Capture HIGH 34H [2] Module 4 Capture HIGH OL [2] Module 4 Capture LOW 71L [2] Module 1 Capture LOW 71L [2] Module 5 Capture LOW 71L [2] Module 6 Capture LOW 71L [2] Module 6 Capture LOW 71L [2] Module 7 Capture LOW 71L [2] Module 8 Capture LOW 71L [2] Module 8 Capture LOW 71L [2] Module 9 Mode 71L [2] Module 6 Mode 71L [2] Module 7 Mode 71L [2] Module 8 Mode 71L [2] Module 8 Mode 71L [2] Module 9 Mode 71L [2] PCA Counter HIGH 71L [2] PCA Counter HIGH	ate Generator Rate LO	W 86H[3]									H00
111-12 Module 1 Capture HIGH 121-12 Module 2 Capture HIGH 121-13-13-13-13-13-13-13-13-13-13-13-13-13	ate Generator Rate	87H[3]									H00
11-12 Module 1 Capture HIGH 12-12-12 Module 2 Capture HIGH 13-14-12 Module 3 Capture HIGH 14-12 Module 4 Capture HIGH 17-12 Module 1 Capture LOW 17-12 Module 1 Capture LOW 17-12 Module 2 Capture LOW 17-13 Module 3 Capture LOW 17-13 Module 3 Capture LOW 17-14-13 Module 3 Capture LOW 17-15 Module 3 Capture LOW 17-16 Module 3 Mode 17-16 Module 4 Mode 17-16 Module 5 Mode 17-16 Module 5 Mode 17-16 Module 6 Mode 17-16 Module 7 Mode 17-16 Module 8 Mode 17-16 Module 9 Mode 17-16 Module 9 Mode 17-16 Module 1 Mode	0 Capture HIGH	FAH									XX
22H <sup>2</sup> Module 2 Capture HIGH 33H <sup>2</sup> Module 3 Capture HIGH 44H <sup>2</sup> Module 4 Capture HIGH 70L <sup>2</sup> Module 0 Capture LOW 71L <sup>2</sup> Module 1 Capture LOW 71L <sup>2</sup> Module 2 Capture LOW 72L <sup>2</sup> Module 2 Capture LOW 73L <sup>2</sup> Module 4 Capture LOW 73L <sup>2</sup> Module 4 Capture LOW 74L <sup>2</sup> Module 5 Mode 74L <sup>2</sup> Module 6 Mode 74L <sup>2</sup> Module 7 Mode	1 Capture HIGH	FBH									X
13H <sup>[2]</sup> Module 3 Capture HIGH 14H <sup>[2]</sup> Module 4 Capture HIGH 10L <sup>[2]</sup> Module 0 Capture LOW 11L <sup>[2]</sup> Module 1 Capture LOW 12L <sup>[2]</sup> Module 2 Capture LOW 13L <sup>[2]</sup> Module 3 Capture LOW 14L <sup>[2]</sup> Module 3 Capture LOW 14L <sup>[2]</sup> Module 6 Mode 14M1 <sup>[2]</sup> Module 7 Mode 14M2 <sup>[2]</sup> Module 2 Mode 14M2 <sup>[2]</sup> Module 3 Mode 14M2 <sup>[2]</sup> Module 3 Mode 14M3 <sup>[2]</sup> Module 4 Mode 14M3 <sup>[2]</sup> PCA Counter Control	2 Capture HIGH	FCH									XXH
190 L 2 Module 4 Capture HIGH 190 L 2 Module 0 Capture LOW 190 L 2 Module 1 Capture LOW 190 L 2 Module 2 Capture LOW 190 L 2 Module 2 Capture LOW 190 L 2 Module 3 Capture LOW 191 L 2 Module 4 Capture LOW 191 L 2 Module 6 Mode 191 L 2 Module 1 Mode 191 L 3 Module 1 Mode 191 L 3 Module 2 Mode 191 L 3 Module 3 Mode 191 L 3 Module 3 Mode 191 L 4 Module 4 Mode 191 L 5 Module 6 Mode 191 L 5 Module 6 Mode 191 L 6 Module 7 Mode 191 L 7 Module 8 Mode 191 L 7 Module 9	3 Capture HIGH	FDH									X
POL [2] Module 0 Capture LOW 11 [2] Module 1 Capture LOW 22 [2] Module 2 Capture LOW 32 [2] Module 3 Capture LOW 34 [2] Module 4 Capture LOW 3M0 [2] Module 1 Mode 3M1 [2] Module 1 Mode 3M2 [2] Module 3 Mode 3M3 [2] Module 3 Mode 3M4 [2] Module 3 Mode 3M4 [2] Module 3 Mode 3M4 [2] PCA Counter Control 3M4 [2] PCA Counter HIGH	4 Capture HIGH	FEH									XXH
71L [2] Module 1 Capture LOW 72L [2] Module 2 Capture LOW 73L [2] Module 3 Capture LOW 74L [2] Module 4 Capture LOW 74L [2] Module 0 Mode 74M [2] Module 1 Mode 74M [2] Module 2 Mode 74M [2] Module 3 Mode 74M [2] Module 3 Mode 74M [2] Module 3 Mode 74M [2] Module 4 Mode 74M [2] PCA Counter Control 74M [2] PCA Counter HIGH	0 Capture LOW	EAH									X
12L [2] Module 2 Capture LOW 13L [2] Module 3 Capture LOW 14L [2] Module 4 Capture LOW 14L [2] Module 6 Mode 14M [2] Module 1 Mode 14M [2] Module 2 Mode 14M [2] Module 3 Mode 14M [2] Module 3 Mode 14M [2] Module 3 Mode 14M [2] PCA Counter Control 15 PCA Counter HIGH	1 Capture LOW	EBH									X
13L 2 Module 3 Capture LOW 14L 2 Module 4 Capture LOW 14M 12 Module 0 Mode 14M 2 Module 1 Mode 14M 2 Module 3 Mode 14M 2 Module 3 Mode 14M 2 Module 4 Mode 15M 2 Module 4 Mode 16M 2 PCA Counter Control 16M 2 PCA Counter HIGH	2 Capture LOW	ECH									XXH
MM0   2 Module 4 Capture LOW MM0   2 Module 0 Mode MM1   2 Module 1 Mode MM2   2 Module 2 Mode MM3   2 Module 3 Mode MM4   2 Module 4 Mode MM4   2 Module 4 Mode	3 Capture LOW	EDH									X
MM1   2 Module 0 Mode  MM1   2 Module 1 Mode  MM2   2 Module 2 Mode  MM3   2 Module 3 Mode  MM4   2 Module 4 Mode  MM1   2 PCA Counter Control  PCA Counter HIGH	4 Capture LOW	EEH									X
MM2   2 Module 1 Mode  MM2   2 Module 2 Mode  MM3   2 Module 3 Mode  MM4   2 Module 4 Mode  MM1   2 PCA Counter Control  PCA Counter HIGH	0 Mode	DAH	ı	ECOM_0	CAPP_0	CAPN_0	MAT_0	TOG_0	PWM_0	ECCF_0	[9]H00
M3 [2] Module 2 Mode M3 [2] Module 3 Mode M4 [2] Module 4 Mode  [11] PCA Counter Control PCA Counter HIGH	1 Mode	DBH		ECOM_1	CAPP_1	CAPN_1	MAT_1	TOG_1	PWM_1	ECCF_1	[9]H00
MA3 [2] Module 3 Mode  MA4 [2] Module 4 Mode  V[1] PCA Counter Control  PCA Counter HIGH	2 Mode	DCH	ı	ECOM_2	CAPP_2	CAPN_2	MAT_2	TOG_2	PWM 2	ECCF_2	[9]H00
MA4 [2] Module 4 Mode  Vill[2] PCA Counter Control  PCA Counter HIGH	3 Mode	DDH	1	ECOM_3	CAPP_3	CAPN_3	MAT_3	TOG_3	PWM 3	ECCF_3	[9]H00
PCA Counter Control   PCA Counter HIGH	4 Mode	DEH		ECOM_4	CAPP_4	CAPN_4	MAT_4	TOG_4	PWM_4	ECCF_4	[9]H00
V[1][2] PCA Counter Control PCA Counter HIGH		Bit address	DF	DE	DD	DC	DB	DA	D9	D8	
PCA Counter HIGH	ounter Control	D8H	SF	CR	ı	CCF4	CCF3	CCF2	CCF1	CCF0	[9]H00
	ounter HIGH	F9H									H00
CL [4] PCA Counter LOW E9H	unter LOW	E9H									H00
CMOD <sup>[2]</sup> PCA Counter Mode D9H	ounter Mode	D9H	CIDL	WDTE			ı	CPS1	CPS0	ECF	[9]H00

9397 750 12302

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

Name	Description	SFR	Bit functi	Bit functions and addresses	Iresses						Reset
		Addr	MSB							LSB	value
DPTR	Data Pointer (2 bytes)										H00
DPH	Data Pointer HIGH	83H									H00
DPL	Data Pointer LOW	82H									H00
EPTR	Extended Data Pointer (3 bytes)	s)									
EPL [2]	Extended Data Pointer LOW	FCH[3]									H00
EPM[2]	Extended Data Pointer Middle	FDH[3]									H00
EPH[2]	Extended Data Pointer HIGH	FEH <sup>[3]</sup>									H00
		Bit address	AF	AE	AD	AC	AB	AA	A9	<b>A</b> 8	
EN0[1]	Interrupt Enable 0	A8H	EA	EC	ET2	ESO/	ET1	EX1	ET0	EX0	H00
						ES0R					
		Bit address	H	Ш	ED	EC	EB	EA	E3	Е8	
IEN1[1]	Interrupt Enable 1	E8H	ı	I	ı	ı	ESPI	ES1T	ESOT	ES1/	[9]H00
										ES1R	
		Bit address	BF	BE	BD	BC	BB	BA	B9	<b>B</b> 8	
IP0[1]	Interrupt Priority	B8H	I	PPC	PT2	PS0/	PT1	PX1	PT0	PX0	H00
						PS0R					
IP0H	Interrupt	В7Н	ı	PPCH	РТ2Н	PS0H/	PT1H	PX1H	PT0H	PX0H	H00
	Priority 0 HIGH					PS0RH					
		Bit address	벁	뿐	FD	FC.	FB	FA	F9	<b>8</b> 2	
IP1[1]	Interrupt Priority 1	F8H	ı	ı	ı	ı	PSPI	PS1T	PS0T	PS1/	00H[ <u>e]</u>
										PS1R	
IP1H	Interrupt Priority 1 HIGH	F7H	I	ı	ı	ı	PSPIH	PS1TH	PS0TH	PS1H/	[9]H00
										PS1RH	
MXCON <sup>[2]</sup>	MX Control Register	FFH[3]	ı	ı	ı	ECRM	EAM1	EAM0	ESMM	EIFM	[9]H00
		Bit address	87	86	85	84	83	82	81	80	
P0[1]	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	Æ
			26	96	92	94	93	92	91	06	
P1[1]	Port 1	H06	CEX4	CEX3	CEX2/	CEX1/	CEX0	ECI	Ī2EX	<u>T</u> 2	ΗΉ
					SPICLK	MOSI					

9397 750 12302

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

Port 2	Name	Description	SFR	Bit functio	Bit functions and addresses	resses						Reset
Port 2			Addr	MSB							LSB	value
Port 2		ш	3it address	A7	A6	A5	A4	A3	A2	A1	A0	
Port 3	P2[1]	Port 2	A0H	AD15	AD14/	ADA13/	AD12/	AD11/	AD10/	AD9/	AD8/	HH
Port 3					AD22	AD21	AD20	AD19	AD18	AD17	AD16	
Port 3   Bit address   C7 <sup>13</sup>   C6 <sup>13</sup>   C5 <sup>13</sup>		ш	3it address	B7	B6	B5	B4	B3	B2	B1	B0	
Port 4   COH <sup>[3]</sup>   -	P3[1]	Port 3	ВОН	<u>R</u>	WR	17	T0	INT1	<u>INTO</u>	TxD0	RxD0	표
Port 4   COHI3		ш	3it address	C7[3]	[E]9 <b>2</b>	C2[3]	C4[3]	C3[3]	C2[3]	C1[3]	C0[3]	
Power Control Register	P4[1][2]	Port 4	C0H[3]	ı	ı			ı	ı	TxD1/	RxD1/	표
Power Control Register A   B5H   - PCAPD   -										SS	MISO	
Program Status Word	PCON <sup>[2]</sup>	Power Control Register	87H	SMOD1	SMOD0	ı	POF	GF1	GF0	PD	ЪГ	/H00
Power Control Register A   B5H   - PCAPD   PCAPD												10H <sup>[4]</sup>
Bit address         D7         D6         D5           H2         Timer2 Capture HIGH         CBH         CY         AC         F0           H2         Timer2 Capture LOW         CAH         AC         F0           H2         Timer2 Capture LOW         CAH         AC         F0           H3         Serial Port 0 Control         98H         SM0_0/         SM1_0         SM2_0           Register         A9H         FE_0         AC         CIDIS_0           Register         A9H         AC         SM2_0         AC           Register         A9H         AC         SM1_0         SM2_0           Register         B9H         AC         AC         CIDIS_0           Register         B1t address         BCHI3         BM0_0         INTLO_0         CIDIS_0           A1 Z         Serial Port 1 Control         80HI3         SM0_1/         SM1_1         SM2_1           Register         FE_1         SM1_1         SM2_1         AC         AC         CIDIS_0           A1 Z         Serial Port 1 Data buffer         81Hi3         SM0_1/         SM1_1         SM2_1           Register         Register         B1Hi3         AC <td< td=""><td>PCONA[2]</td><td>Power Control Register A</td><td>В5Н</td><td>I</td><td>PCAPD</td><td>ı</td><td>SPIPD</td><td>BRGPD</td><td>T2PD</td><td>S1PD</td><td>SOPD</td><td></td></td<>	PCONA[2]	Power Control Register A	В5Н	I	PCAPD	ı	SPIPD	BRGPD	T2PD	S1PD	SOPD	
Program Status Word   DOH   CY   AC   F0		ш	3it address	D7	De	D5	D4	D3	D2	10	D0	
Timer2 Capture HIGH         CBH         CBH         PE         9E         9D           Serial Port 0 Control         98H         SM0_0/         SM1_0         SM2_0           Serial Port 0 Control         98H         SM0_0/         SM1_0         SM2_0           Serial Port 0 Data Buffer         99H         FE_0         SM2_0           Serial Port 0 Address Register         A9H         Serial Port 0 Address Enable         B9H           Serial Port 0 Status         8CH[3]         DBMOD_0 INTLO_0 CIDIS_0           Serial Port 1 Control         80H[3]         SM0_1/         SM1_1 SM2_1           Serial Port 1 Data buffer         81H[3]         FE_1         SM1_1 SM2_1           Register         Serial Port 1 Address Register         82H[3]         Serial Port 1 Address Register         82H[3]	PSW[1]	Program Status Word	H0G	≿	AC	F0	RS1	RS0	8	Ε	ட	H00
Timer2 Capture LOW         CAH         SHt address         9F         9E         9D           Serial Port 0 Control         98H         SM0_0/         SM1_0         SM2_0           Serial Port 0 Data Buffer         99H         FE_0         SM2_0           Serial Port 0 Data Buffer         99H         FE_0         SM2_0           Serial Port 0 Address Register         A9H         Serial Port 0 Status         8CH[3]         BBMOD_0 INTLO_0 CIDIS_0           Serial Port 1 Control         80H[3]         SM0_1/         SM1_1 SM2_1         FE_1           Serial Port 1 Data buffer         81H[3]         FE_1         SM1_1 SM2_1           Serial Port 1 Address Register         82H[3]         Serial Port 1 Address Enable         83H[3]	RCAP2H[2]	Timer2 Capture HIGH	CBH									H00
Serial Port 0 Control         98H         SM0_0/         SM1_0         SM2_0           Serial Port 0 Data Buffer         99H         FE_0         SM2_0           Serial Port 0 Data Buffer         99H         FE_0         SM2_0           Serial Port 0 Address Register         A9H         Serial Port 0 Address Enable         B9H         CIDIS_0           Serial Port 0 Status         8CH <sup>33</sup> DBMOD_0 INTLO_0         CIDIS_0           Serial Port 1 Control         80H <sup>33</sup> SM0_1/         SM1_1         SM2_1           Serial Port 1 Data buffer         81H <sup>33</sup> FE_1         Serial Port 1 Address Register         82H <sup>33</sup> Serial Port 1 Address Enable         83H <sup>33</sup> Serial Port 1 Address Enable         83H <sup>33</sup>	RCAP2L[2]	Timer2 Capture LOW	CAH									H00
Serial Port 0 Control         98H         SM0_0/         SM1_0         SM2_0           Serial Port 0 Data Buffer         99H         FE_0         Serial Port 0 Address Register         A9H           Serial Port 0 Address Enable         B9H         Serial Port 0 Status         8CH[3]         BMOD_0 INTLO_0 CIDIS_0           Serial Port 0 Status         8CH[3]         SM0_1/         SM1_1         SM2_1           Serial Port 1 Control         80H[3]         SM0_1/         SM1_1         SM2_1           Register         Serial Port 1 Address Register         82H[3]         Serial Port 1 Address Register         82H[3]           Serial Port 1 Address Enable         83H[3]         Serial Port 1 Address Enable         83H[3]		ш	3it address	9F	<b>3</b> E	<b>Q6</b>	36	9B	<b>A</b> 6	66	98	
Serial Port 0 Data Buffer         99H           Register         A9H           Serial Port 0 Address Register         A9H           Serial Port 0 Status         8CH[3]           DBMOD_0 INTLO_0 CIDIS_0           Serial Port 1 Control         80H[3]           Serial Port 1 Data buffer         81H[3]           Register         FE_1           Serial Port 1 Address Register         82H[3]           Serial Port 1 Address Register         82H[3]           Serial Port 1 Address Enable         83H[3]	SOCON[1]	Serial Port 0 Control	H86	SM0_0/ FE_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	0 <del> </del>	R 0	H00
Serial Port 0 Address Register         A9H           Serial Port 0 Address Enable         B9H           Serial Port 0 Status         8CH[3]         DBMOD_0 INTLO_0 CIDIS_0           Serial Port 1 Control         80H[3]         SM0_1/ SM1_1 SM2_1           Serial Port 1 Data buffer         81H[3]         FE_1           Register         Serial Port 1 Address Register         82H[3]           Serial Port 1 Address Enable         83H[3]	SOBUF	Serial Port 0 Data Buffer Register	H66									X X
Serial Port 0 Address Enable         B9H         CH[3]         DBMOD_0         INTLO_0         CIDIS_0           Serial Port 1 Control         80H[3]         86[3]         85[3]           Serial Port 1 Data buffer         81H[3]         FE_1         SM1_1           Register         82H[3]         82H[3]           Serial Port 1 Address Register         82H[3]           Serial Port 1 Address Enable         83H[3]	S0ADDR	Serial Port 0 Address Register	АЭН									H00
Serial Port 0 Status         8CH[3]         DBMOD_0         INTLO_0         CIDIS_0           Serial Port 1 Control         80H[3]         \$M0_1/         \$M1_1         \$M2_1           Serial Port 1 Data buffer         81H[3]         FE_1         \$M2_1         \$M2_1           Register         82H[3]         Serial Port 1 Address Register         82H[3]         \$M2_1           Serial Port 1 Address Enable         83H[3]         \$M3_1         \$M3_1	S0ADEN	Serial Port 0 Address Enable	B9H									H00
Bit address         87[3]         86[3]         85[3]           Serial Port 1 Control         80H[3]         SM0_1/         SM1_1         SM2_1           Serial Port 1 Data buffer         81H[3]         FE_1         Serial Port 1 Address Register         82H[3]           Serial Port 1 Address Enable         83H[3]         Serial Port 1 Address Enable         83H[3]	S0STAT <sup>[2]</sup>	Serial Port 0 Status	8CH[3]	DBMOD_0	NTLO_0	CIDIS_0	DBISEL_0	. FE_0	BR_0	OE_0	STINT_0	[9]H00
Serial Port 1 Control         80H <sup>[3]</sup> SM0_1/         SM1_1         SM2_1           Serial Port 1 Data buffer         81H <sup>[3]</sup> FE_1           Register         Serial Port 1 Address Register         82H <sup>[3]</sup> Serial Port 1 Address Enable         83H <sup>[3]</sup>		ш	3it address	87[3]	86[3]	85[3]	84[3]	83[3]	82[3]	81[3]	80[3]	
Serial Port 1 Data buffer Register Serial Port 1 Address Register Serial Port 1 Address Enable 83H <sup>II</sup>	S1CON[1][2]	Serial Port 1 Control	80H[3]	SM0_1/ FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	E <sub>1</sub>	<u> </u>	H 00
Serial Port 1 Address Register 82H <sup>®</sup> Serial Port 1 Address Enable 83H <sup>®</sup>	S1BUF <sup>[2]</sup>	Serial Port 1 Data buffer Register	81H[ <mark>3]</mark>									X
Serial Port 1 Address Enable 83H	S1ADDR[2]	Serial Port 1 Address Register	82H[3]									H00
	S1ADEN[2]	Serial Port 1 Address Enable	83H[3]									H00

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

Special Function Registers...continued Table 4:

Name	Description	SFR	Bit function	Bit functions and addresses	esses						Reset
		Addr	MSB							LSB	value
S1STAT <sup>[2]</sup>	Serial Port 1 Status	84H[3]	DBMOD_1	INTLO_1	CIDIS_1	DBISEL1 FE_1	FE_1	BR_1	0E_1	STINT_1	[9]H00
SPCTL <sup>[2]</sup>	SPI Control Register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	PSC1	PSC0	[9]H00
SPCFG[2]	SPI Configuration Register	E1H	SPIF	SPWCOL	ı	ı	ı	ı	ı	ı	[9]H00
SPDAT[2]	SPI Data	E3H									H00
SP	Stack Pointer (or Stack Pointer LOW Byte When EDATA Supported)	81H									07H
SPE[2]	Stack Pointer HIGH	FBH[3]									H00
	Ä	Bit address	8F	8E	8D	8C	8B	8 <b>A</b>	89	88	
TCON[1]	Timer Control Register	88H	TF1	TR1	TF0	TR0	E1	<u> </u>	IE0	IT0	H00
			CF	믕	CD	ပ္ပ	CB	CA	60	83	
T2CON[ <sup>1</sup> ][ <sup>2</sup> ]	Timer2 Control Register	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/ <u>T2</u>	CP/RL2	H00
T2MOD[2]	Timer2 Mode Control	C9H	ı	ı	ENT2	TF2DE	T2GATE	<b>T2PWME</b>	T20E	DCEN	[9]H00
THO	Timer 0 HIGH	9СН									H00
TH1	Timer 1 HIGH	8DН									H00
TH2	Timer 2 HIGH	СДН									H00
TL0	Timer 0 LOW	8AH									H00
TL1	Timer 1 LOW	8BH									H00
TL2	Timer 2 LOW	CCH									H00
TMOD	Timer 0 and 1 Mode	H68	GATE	C/T	<b>M</b>	MO	GATE	C/T	M	MO	H00
WDTRST <sup>[2]</sup>	Watchdog Timer Reset	А6Н									FFH
WDCON[2]	Watchdog Timer Control	8FH[3]	ı	ı	ı	ı	ı	WDPRE2	WDPRE1	WDPRE0	[9]H00

SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

Extended SFRs accessed by preceding the instruction with MX escape (opcode A5h).

Power on reset is 10H. Other reset is 00H.

BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is '0'. If any of them is written if BRGEN = 1, result is unpredictable. 

The unimplemented bits (labeled '-') in the SFRs are X's (unknown) at all times. '1's should **not** be written to these bits, as they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.

### 8.3 Security bits

The P87C51Mx2 has security bits to protect users' firmware codes. With none of the security bits programmed, the code in the program memory can be verified. When only security bit 1 (see Table 5) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory.  $\overline{EA}$  is latched on Reset and all further programming of EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Table 5: EPROM security bits

Securit	y Bits <sup>[1][2</sup>	2]		
	Bit 1	Bit 2	Bit 3	Protection description
1	U	U	U	No program security features enabled. EEPROM is programmable and verifiable.
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, $\overline{EA}$ is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	Р	Р	U	Same as 2, also verification is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled.

<sup>[1]</sup> P - programmed. U - unprogrammed.

# 9. Limiting values

Table 6: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T <sub>amb</sub>	operating temperature	under bias	0	+70	°C
$T_{stg}$	storage temperature range		<b>–</b> 65	+150	°C
$V_{I}$	input voltage on $\overline{\text{EA}}/\text{V}_{\text{PP}}$ pin to $\text{V}_{\text{SS}}$		0	+13	V
	input voltage on any other pin to $V_{\mbox{\scriptsize SS}}$	<b>i</b>	-0.5	$V_{DD}$ + 0.5 $V$	V
$I_I$ , $I_O$	maximum I <sub>OL</sub> per I/O pin		-	20	mA
P	power dissipation	based on package heat transfer, not device power consumption	-	1.5	W

<sup>[1]</sup> The following applies to the Limiting values:

- a) Stresses above those listed under Limiting values may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in Section 10 "Static characteristics" and Section 11 "Dynamic characteristics" of this specification is not implied.
- b) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

<sup>[2]</sup> Any other combination of security bits is not defined.

### 10. Static characteristics

**Table 7: Static characteristics** 

 $T_{amb}$  = 0 ° C to +70 ° C for commercial, unless otherwise specified;  $V_{DD}$  = 2.7 V to 5.5 V unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
$V_{IL}$	Input low voltage			-0.5		0.2V <sub>DD</sub> -0.1	V
$V_{IH}$	Input high voltage (ports 0, 1, 2, 3, 4, $\overline{EA}$ )			0.2V <sub>DD</sub> +0.9		V <sub>DD</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST			0.7V <sub>DD</sub>		V <sub>DD</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1,	$V_{DD}$ = 4.5 V, $I_{OL}$ = 1.6 mA		-		0.4	V
	2, 3, 4 <sup>[8]</sup>	$V_{DD} = 2.7 \text{ V}, I_{OL} = 1.6 \text{ mA}$					
$V_{OL1}$	Output LOW voltage, port 0,	$V_{DD}$ = 4.5 V, $I_{OL}$ = 3.2 mA		-		0.4	V
	ALE, PSEN[7][8]	$V_{DD}$ = 2.7 V, $I_{OL}$ = 3.2 mA					
V <sub>OH</sub>	Output high voltage, ports 1,	$V_{DD} = 4.5 \text{ V}, I_{OH} = -30 \text{ A}$		V <sub>DD</sub> – 0.7		-	V
	2, 3, 4	$V_{DD} = 2.7 \text{ V}, I_{OH} = -10 \text{ A}$		_		-	_
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode), ALE <sup>[9]</sup> ,	$V_{DD} = 4.5 \text{ V},$ $I_{OH} = -3.2 \text{ mA}$		V <sub>DD</sub> – 0.7		-	V
	PSEN <sup>[3]</sup>	$V_{DD} = 2.7 \text{ V},$ $I_{OH} = -3.2 \text{ mA}$					
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3, 4	V <sub>IN</sub> = 0.4 V		-1		<b>-</b> 75	μΑ
I <sub>TL</sub>	Logical 1-to-0 transition	4.5 V < V <sub>DD</sub> < 5.5 V,	[4]	-		-650	μΑ
	current, ports 1, 2, 3, 4 <sup>[8]</sup>	V <sub>IN</sub> = 2.0 V					
I <sub>L1</sub>	Input leakage current, port 0	$0.45 < V_{IN} < V_{DD} - 0.3$		-		10	μΑ
I <sub>CC</sub>	Power supply current		[5]	-			
	Active mode <sup>[5]</sup>	V <sub>DD</sub> = 5.5 V		-		7 + 2.7 /MHz $\times$ f <sub>osc</sub>	mΑ
		V <sub>DD</sub> = 3.6 V		-		4 + 1.3 /MHz $\times$ f <sub>osc</sub>	
	Idle mode <sup>[5]</sup>	V <sub>DD</sub> = 5.5 V		-		4 + 1.3 /MHz $\times$ f <sub>osc</sub>	mΑ
		V <sub>DD</sub> = 3.6 V		-		1 + 1.0 /MHz $\times$ f <sub>osc</sub>	
	Power-down mode or clock	V <sub>DD</sub> = 5.0 V		-	20	-	μΑ
	stopped (see Figure 16 for conditions)	V <sub>DD</sub> = 5.5 V		-		100	μΑ
R <sub>RST</sub>	Internal reset pull-down resistor			40		225	kΩ
C <sub>10</sub>	Pin capacitance <sup>[10]</sup> (except EA)			-		15	pF

<sup>[1]</sup> Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), 5 V, unless otherwise stated.

9397 750 12302

<sup>[2]</sup> Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub> of ALE and ports 1, 3 and 4. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading >100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I<sub>OL</sub> can exceed these conditions provided that no single output sinks more than 5 mA and no more than two outputs exceed the test conditions.

<sup>[3]</sup> Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the V<sub>DD</sub>\_0.7 V specification when the address bits are stabilizing.

<sup>[4]</sup> Pins of ports 1, 2, 3 and 4 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2 V for 4.5 V < V<sub>DD</sub> < 5.5 V.

<sup>[5]</sup> See Figure 13 through Figure 16 for  $I_{CC}$  test conditions.  $f_{osc}$  is the oscillator frequency in MHz.

# P87C51MB2/P87C51MC2

- [6] This value applies to  $T_{amb}$  = 0 °C to +70 °C.
- [7] Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- [8] Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:
  - a) Maximum I<sub>OL</sub> per port pin: 15 mA
  - b) Maximum I<sub>OL</sub> per 8-bit port: 26 mA
  - c) Maximum total I<sub>OL</sub> for all outputs: 71 mA
    - If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- [9] ALE is tested to  $V_{OH1}$ , except when ALE is off then  $V_{OH}$  is the voltage specification.
- [10] Pin capacitance is characterized but not tested.

# 11. Dynamic characteristics

#### Table 8: Dynamic characteristics

 $T_{amb}$  = 0 to +70 °C for commercial unless otherwise specified. Formulae including  $t_{CLCL}$  assume oscillator signal with 50/50 duty cycle. [1][2][3]

Symbol	Fig	Parameter	2.7 V < V <sub>DD</sub>	< 5.5 V			4.5 V < V <sub>DD</sub> < 5.5 V				Unit
			Variable clo	ck <sup>[4]</sup>	f <sub>OSC</sub>	=  Hz <sup>[4]</sup>	Variable clo	ock <sup>[4]</sup>	f <sub>OSC</sub> = 24 MI		
			Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>OSC</sub>	4	Oscillator frequency	0	12		-	0	24	'	-	MHz
t <sub>CLCL</sub>	4	Clock cycle	-	-	83	-		-	41.5	-	ns
t <sub>LHLL</sub>	4	ALE pulse width	t <sub>CLCL</sub> -15	=	68	-	t <sub>CLCL</sub> -15	-	26	-	ns
t <sub>AVLL</sub>	4, 5, 6	Address valid to ALE LOW	0.5t <sub>CLCL</sub> -15	-	8	-	0.5t <sub>CLCL</sub> -15	-	5	-	ns
t <sub>LLAX</sub>	4, 5, 6	Address hold after ALE LOW	0.5t <sub>CLCL</sub> -25	-	16	-	0.5t <sub>CLCL</sub> -15	-	5	-	ns
t <sub>LLIV</sub>	4	ALE LOW to valid instruction in	-	0.5t <sub>CLCL</sub> -25		121	-	2t <sub>CLCL</sub> - 30		53	ns
t <sub>LLPL</sub>	4	ALE LOW to PSEN LOW	0.5t <sub>CLCL</sub> -25	-	16	-	0.5t <sub>CLCL</sub> -12	-	8	-	ns
t <sub>PLPH</sub>	4	PSEN pulse width	1.5t <sub>CLCL</sub> -25	-	100	-	1.5t <sub>CLCL</sub> -20	-	42	-	ns
t <sub>PLIV</sub>	4	PSEN LOW to valid instruction in	-	1.5t <sub>CLCL</sub> -45	=	80	-	1.5t <sub>CLCL</sub> -35		27	ns
t <sub>PXIX</sub>	4	Input instruction hold after PSEN	0	-	0	-	0	-	0	-	ns
t <sub>PXIZ</sub>	4	Input instruction float after PSEN	-	0.5t <sub>CLCL</sub> -10	=	31	-	0.5t <sub>CLCL</sub> -5	-	15	ns
t <sub>AVIV</sub>	4	Address to valid instruction in (non-Extended Addressing Mode)	-	2.5t <sub>CLCL</sub> -35	-	173	-	2.5t <sub>CLCL</sub> -30	-	74	ns
t <sub>AVIV1</sub>	4	Address (A16-A22) to valid instruction in (Extended Addressing Mode)	-	1.5t <sub>CLCL</sub> -44	-	81	-	1.5t <sub>CLCL</sub> -34	-	28	ns
t <sub>PLAZ</sub>	4	PSEN LOW to address float	-	16	-	16	-	8	-	8	ns

 Table 8:
 Dynamic characteristics...continued

 $T_{amb}$  = 0 to +70 °C for commercial unless otherwise specified. Formulae including  $t_{CLCL}$  assume oscillator signal with 50/50 duty cycle. [1][2][3]

Symbol	Fig	Parameter	2.7 V < V <sub>DD</sub>	< 5.5 V			4.5 V < V <sub>DD</sub> < 5.5 V				Unit
			Variable clo	ck <sup>[4]</sup>	f <sub>OSC</sub> = 12 MHz <sup>[4]</sup>		Variable clock <sup>[4]</sup>		f <sub>OSC</sub> 24 M		
			Min	Max	Min	Max	Min	Max	Min	Max	
Data Me	mory		'		•			·		-	
t <sub>RLRH</sub>	5	RD pulse width	3t <sub>CLCL</sub> -25	-	225	-	3t <sub>CLCL</sub> -20	-	105	-	ns
t <sub>WLWH</sub>	6	WR pulse width	3t <sub>CLCL</sub> -25	-	225	-	3t <sub>CLCL</sub> -20	-	105	-	ns
t <sub>RLDV</sub>	5	RD LOW to valid data in	-	2.5t <sub>CLCL</sub> -55	-	153	-	2.5t <sub>CLCL</sub> -40	-	64	ns
t <sub>RHDX</sub>	5	Data hold after RD	0	-	0	-	0	-	0	-	ns
t <sub>RHDZ</sub>	5	Data float after RD	-	t <sub>CLCL</sub> -20	-	63	-	t <sub>CLCL</sub> -15	-	26	ns
$t_{LLDV}$	5	ALE LOW to valid data in	-	4t <sub>CLCL</sub> -50	-	283	-	4t <sub>CLCL</sub> -35	-	131	ns
t <sub>AVDV</sub>	5	Address to valid data in (non-Extended Addressing Mode)	-	4.5t <sub>CLCL</sub> -40	-	335	-	4.5t <sub>CLCL</sub> -30	-	157	ns
t <sub>AVDV1</sub>	5	Address (A16-A22) to valid data in (Extended Addressing Mode)	-	3.5t <sub>CLCL</sub> -45	-	246	-	3.5t <sub>CLCL</sub> -35	-	110	ns
t <sub>LLWL</sub>	5, 6	ALE LOW to $\overline{RD}$ or $\overline{WR}$ LOW	1.5t <sub>CLCL</sub> -5	1.5t <sub>CLCL</sub> +20	120	145	1.5t <sub>CLCL</sub> -10	1.5t <sub>CLCL</sub> +20	52	82	ns
t <sub>AVWL</sub>	5, 6	Address valid to WR or RD LOW (non-Extended Addressing Mode)	2t <sub>CLCL</sub> -5	-	161	-	2t <sub>CLCL</sub> -5	-	78	-	ns
t <sub>AVWL1</sub>	5, 6	Address (A16-A22) valid to WR or RD LOW (Extended Addressing Mode)	t <sub>CLCL</sub> -10	-	73	-	t <sub>CLCL</sub> -10	-	31	-	ns
t <sub>QVWX</sub>	6	Data valid to WR transition	0.5t <sub>CLCL</sub> -20	-	21	-	0.5t <sub>CLCL</sub> -15	-	5	-	ns
twHQX	6	Data hold after WR	0.5t <sub>CLCL</sub> -25	-	16	-	0.5t <sub>CLCL</sub> -11	-	9	-	ns
t <sub>QVWH</sub>	6	Data valid to WR HIGH	3.5t <sub>CLCL</sub> -10	-	281	-	3.5t <sub>CLCL</sub> -10	-	135	-	ns

 Table 8:
 Dynamic characteristics...continued

 $T_{amb}$  = 0 to +70 °C for commercial unless otherwise specified. Formulae including  $t_{CLCL}$  assume oscillator signal with 50/50 duty cycle.[1][2][3]

Symbol	Fig	Parameter	2.7 V < V <sub>DD</sub>	< 5.5 V			4.5 V < V <sub>DD</sub> < 5.5 V				Unit
			Variable clo	ck <sup>[4]</sup>	f <sub>OSC</sub> = 12 MHz <sup>[4]</sup>		Variable clock <sup>[4]</sup>		f <sub>OSC</sub> 24 M		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>RLAZ</sub>	5	RD LOW to address float	-	0	-	0	-	0	-	0	ns
t <sub>WHLH</sub>	5, 6	RD or WR HIGH to ALE HIGH	0.5t <sub>CLCL</sub> -20	0.5t <sub>CLCL</sub> +10	21	51	0.5t <sub>CLCL</sub> -11	0.5t <sub>CLCL</sub> +10	9	30	ns
External	Clock										
t <sub>CHCX</sub>	12	HIGH time	33	t <sub>CLCL</sub> -t <sub>CLCX</sub>	33	-	16	t <sub>CLCL</sub> -t <sub>CLCX</sub>	16	-	ns
t <sub>CLCX</sub>	12	LOW time	33	t <sub>CLCL</sub> -t <sub>CHCX</sub>	33	-	16	t <sub>CLCL</sub> -t <sub>CHCX</sub>	16	-	ns
t <sub>CLCH</sub>	12	Rise time	-	8	-	8	-	4	-	4	ns
t <sub>CHCL</sub>	12	Fall Time	-	8	-	8	-	4	-	4	ns
Shift Re	gister										
t <sub>XLXL</sub>	7	Serial port clock cycle time	6t <sub>CLCL</sub>	-	500	-	t <sub>CLCL</sub> -t <sub>CLCX</sub>	-	250	-	ns
t <sub>QVXH</sub>	7	Output data setup to clock rising edge	5t <sub>CLCL</sub> -10	-	406	-	t <sub>CLCL</sub> -t <sub>CHCX</sub>	-	198	-	ns
t <sub>XHQX</sub>	7	Output data hold after clock rising edge	t <sub>CLCL</sub> -10	-	68	-	t <sub>CLCL</sub> –15	-	26	-	ns
t <sub>XHDX</sub>	7	Input data hold after clock rising edge	0	-	0	-	0	-	0	-	ns
t <sub>XHDV</sub>	7	Clock rising edge to input data valid	-	5t <sub>CLCL</sub> -55	-	361	-	5t <sub>CLCL</sub> -35	-	173	ns
SPI Inter	face										
f <sub>SPI</sub>											MHz
			_	-	-	-	-	-	-	-	_
			0	2.0	0	2.0	0	2.0	0	2.0	
			-	-	-	_	-	-	-	-	_
			0	3.0	0	3.0	0	3.0	0	3.0	
t <sub>SPICYC</sub>	8, 9,	Cycle time									ns
0.10.0	10, 11	2.0 MHz (Master)	-	-	-	-	-	-	-	-	_
		2.0 MHz (Slave)	500	-	500	-	500	-	500	-	_
		3.0 MHz (Master)	-	-	-	-	-	-	-	-	_
		3.0 MHz (Slave)	333	-	333	-	333	-	333	-	_

 Table 8:
 Dynamic characteristics...continued

 $T_{amb}$  = 0 to +70 °C for commercial unless otherwise specified. Formulae including  $t_{CLCL}$  assume oscillator signal with 50/50 duty cycle. [1][2][3]

Symbol	Fig	Parameter	2.7 V < V <sub>DD</sub> < 5.5 V				4.5 V < V <sub>DD</sub> < 5.5 V				Unit
			Variable o	:lock <sup>[4]</sup>	f <sub>OSC</sub>	=  Hz <sup>[4]</sup>	Variable clock <sup>[4]</sup>		f <sub>OSC</sub> 24 M		
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>SPILEAD</sub>	10, 11	Enable lead time (Slave)	1	!	'	•	•	!	·	!	ns
		2.0 MHz	250	=	250	-	250	=	250	-	
		3.0 MHz	240	-	240	-	240	-	240	-	
t <sub>SPILAG</sub>	10, 11	Enable lag time (Slave)									ns
		2.0 MHz	250	-	250	-	250	-	250	-	
		3.0 MHz	240	-	240	-	240	-	240	-	
t <sub>SPICLKH</sub>	8, 9, 10, 11	SPICLK HIGH time									ns
		Master	340	-	340	-	340	-	340	-	
		Slave	190	=	190	-	190	=	190	-	
t <sub>SPICLKL</sub>	8, 9, 10,	SPICLK LOW time									ns
	11	Master	340	-	340	-	340	-	340	-	_
		Slave	190	-	190	-	190	-	190	-	_
t <sub>SPIDSU</sub>	8, 9, 10, 11	Data setup time (Master or Slave)	100	-	100	-	100	-	100	-	ns
t <sub>SPIDH</sub>	8, 9, 10, 11	Data hold time (Master or Slave)	100	-	100	-	100	-	100	-	ns
t <sub>SPIA</sub>	10, 11	Access time (Slave)	0	120	0	120	0	120	0	120	ns
t <sub>SPIDIS</sub>	10, 11	Disable time (Slave)									ns
		2.0 MHz	0	240	-	240	0	240	-	240	
		3.0 MHz	0	167	-	167	0	167	-	167	
t <sub>SPIDV</sub>	8, 9, 10,	Enable to output data valid									ns
	11	2.0 MHz	-	240	-	240	-	240	-	240	
		3.0 MHz	-	167	-	167	-	167	-	167	
t <sub>SPIOH</sub>	8, 9, 10, 11	Output data hold time	0	-	0	-	0	-	0	-	ns

#### Table 8: Dynamic characteristics...continued

 $T_{amb}$  = 0 to +70 °C for commercial unless otherwise specified. Formulae including  $t_{CLCL}$  assume oscillator signal with 50/50 duty cycle. [1][2][3]

Symbol	Fig	Parameter	2.7 V < V <sub>DD</sub>	< 5.5 V			4.5 V < V <sub>DD</sub> < 5.5 V				Unit			
			Variable clock <sup>[4]</sup>		f <sub>OSC</sub> = 12 MHz <sup>[4]</sup>		Variable clock <sup>[4]</sup>		f <sub>OSC</sub> = 24 MHz <sup>[4]</sup>					
			Min	Max	Min	Max	Min	Max	Min	Max				
t <sub>SPIR</sub>	8, 9,	Rise time	•						•	•	ns			
	10, 11	SPI outputs (SPICLK, MOSI, MISO)	-	100	-	100	-	100	-	100	_			
		SPI outputs (SPICLK, MOSI, MISO, SS)	-	2000	-	2000	-	2000	-	2000				
t <sub>SPIF</sub>	8, 9,	Fall time									ns			
	10, 11	SPI outputs (SPICLK, MOSI, MISO)	-	100	-	100	-	100	-	100				
						SPI outputs (SPICLK, MOSI, MISO, SS)	-	2000	-	2000	-	2000	-	2000

<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.

<sup>[2]</sup> Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.

<sup>[3]</sup> Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.

<sup>[4]</sup> Parts are tested down to 2 MHz, but are guaranteed to operate down to 0 Hz.


# 11.1 Explanation of AC symbols


Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


- A Address
- C Clock
- **D** Input data
- H Logic level HIGH
- I Instruction (program memory contents)
- L Logic level LOW, or ALE
- P PSEN
- **Q** Output data
- **R**  $\overline{\text{RD}}$  signal
- t Time
- V Valid
- $W \overline{WR}$  signal
- X No longer a valid logic level
- **Z** Float


#### **Examples:**


- tavel Time for address valid to ALE LOW
- t<sub>LLPL</sub> Time for ALE LOW to PSEN LOW




































# 12. Package outline

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT187-2	112E10	MS-018	EDR-7319			<del>99-12-27</del> 01-11-14	

Fig 17. SOT187-2.

# 13. Soldering

#### 13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended. In these situations reflow soldering is recommended.

#### 13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270  $^{\circ}$ C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON..T and SSOP..T packages
  - for packages with a thickness ≥ 2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### 13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

 Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## 13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# 13.5 Package related soldering information

Table 9: Suitability of surface mount IC packages for wave and reflow soldering methods

Package <sup>[1]</sup>	Soldering method				
	Wave	Reflow <sup>[2]</sup>			
BGA, HTSSONT <sup>[3]</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>[3]</sup> , TFBGA, USON, VFBGA	not suitable	suitable			
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>[4]</sup>	suitable			
PLCC <sup>[5]</sup> , SO, SOJ	suitable	suitable			
LQFP, QFP, TQFP	not recommended[5][6]	suitable			
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>[7]</sup>	suitable			
CWQCCNL[8], PMFP[9], WQCCNL[8]	not suitable	not suitab <b>l</b> e			

<sup>[1]</sup> For more detailed information on the BGA packages refer to the (*LF*)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

9397 750 12302

<sup>[2]</sup> All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C  $\pm$  10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

# 14. Revision history

#### **Table 10: Revision history**

Rev	Date	CPCN	Description
03	20031113	-	Product data (9397 750 12302); ECN 853-2426 01-A14402 dated 6 November 2003
			Modifications:
			<ul> <li>Figure 5 "External data memory read cycle." on page 24; added t<sub>RLDV</sub>, removed 'non-extended memory cycle' from figure title.</li> </ul>
			<ul> <li>Figure 6 "External data memory write cycle." on page 25; removed 'non-extended memory cycle' from figure title.</li> </ul>
02	20030519	=	Product data (9397 750 11517)
_1	20010406	=	Preliminary specification (9397 750 08199)

### 15. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### 16. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 17. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# **Contact information**

For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003. All rights reserved.

Fax: +31 40 27 24825

### **Contents**

1	General description
2	Features 1
2.1	Key features
2.2	Key benefits
2.3	Complete features
3	Differences between P87C51MX2/02 part and previous revisions of P87C51MX2 3
4	Ordering information
5	Block diagram
6	Functional diagram
7	Pinning information
7.1	Pinning
7.2	Pin description
8	Functional description
8.1	Memory arrangement
8.2	Special Function Registers
8.3	Security bits
9	Limiting values15
10	Static characteristics
11	Dynamic characteristics
11.1	Explanation of AC symbols
12	Package outline 30
13	Soldering 31
13.1	Introduction to soldering surface mount
	packages
13.2	Reflow soldering
13.3	Wave soldering
13.4	Manual soldering
13.5	Package related soldering information 32
14	Revision history 34
15	Data sheet status
16	Definitions 35
17	Disclaimers 35

# © Koninklijke Philips Electronics N.V. 2003. Printed in the U.S.A.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 13 November 2003 Document order number: 9397 750 12302

