

# 16-Channel PMBus Power System Manager

## FEATURES

- Sequence, Trim, Margin and Supervise 16 Power Supplies
- Manage Faults, Monitor Telemetry and Create Fault Logs
- PMBus™ Compliant Command Set
- Supported by LTpowerPlay® GUI
- Margin or Trim Supplies to Within 0.25% of Target
- Fast OV/UV Supervisors Per Channel
- Coordinate Sequencing and Fault Management Across Multiple LTC PSM Devices
- Automatic Fault Logging to Internal EEPROM
- Operate Autonomously without Additional Software
- Internal Temperature and Input Voltage Supervisors
- Accurate Monitoring of 16 Output Voltages, Two Input Voltages and Internal Die Temperature
- I<sup>2</sup>C/SMBus Serial Interface
- Can Be Powered from 3.3V, or 4.5V to 15V
- Programmable Watchdog Timer
- Available in 144-Pin 12mm × 12mm BGA Package

## APPLICATIONS

- Computers and Network Servers
- Industrial Test and Measurement
- High Reliability Systems
- Medical Imaging
- Video


## DESCRIPTION

The LTC®2980 is a 16-channel Power System Manager used to sequence, trim (servo), margin, supervise, manage faults, provide telemetry and create fault logs. PMBus commands support power supply sequencing, precision point-of-load voltage adjustment and margining. DACs use a proprietary soft-connect algorithm to minimize supply disturbances. Supervisory functions include overvoltage and undervoltage threshold limits for sixteen power supply output channels and two power supply input channels, as well as over and under temperature limits. Programmable fault responses can disable the power supplies with optional retry after a fault is detected. Faults that disable a power supply can automatically trigger black box EEPROM storage of fault status and associated telemetry. An internal 16-bit ADC monitors sixteen output voltages, two input voltages, and die temperature. In addition, odd numbered channels can be configured to measure the voltage across a current sense resistor. A programmable watchdog timer monitors microprocessor activity for a stalled condition and resets the microprocessor if necessary. A single wire bus synchronizes power supplies across multiple LTC Power System Management (PSM) devices. Configuration EEPROM with ECC supports autonomous operation without additional software.


LT, LTC, LTM, LTpowerPlay, PolyPhase, Linear Technology and the Linear logo are registered trademarks of Analog Devices, Inc. PMBus is a trademark of SMIF, Inc. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 7382303, 7420359 and 7940091.

## TYPICAL APPLICATION

16-Channel PMBus Power System Manager



Power Supply Accuracy









**ELECTRICAL CHARACTERISTICS**

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_J = 25^\circ\text{C}$ .  $V_{\text{PWR}} = V_{\text{IN\_SNS}} = 12\text{V}$ ,  $V_{\text{DD}33}$ ,  $V_{\text{DD}25}$  and REF pins floating, unless otherwise indicated. (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b><math>V_{\text{IN\_SNS}}</math> Input Characteristics</b>						
$V_{\text{VIN\_SNS}}$	$V_{\text{IN\_SNS}}$ Input Voltage Range		●	0	15	V
$R_{\text{VIN\_SNS}}$	$V_{\text{IN\_SNS}}$ Input Resistance		●	70	90	$\text{k}\Omega$
TUE <sub>VIN_SNS</sub>	VIN_ON, VIN_OFF Threshold Total Unadjusted Error	$3\text{V} \leq V_{\text{VIN\_SNS}} \leq 8\text{V}$	●		$\pm 2.0$	% of Reading
		$V_{\text{VIN\_SNS}} > 8\text{V}$	●		$\pm 1.0$	% of Reading
	READ_VIN Total Unadjusted Error	$3\text{V} \leq V_{\text{VIN\_SNS}} \leq 8\text{V}$	●		$\pm 1.5$	% of Reading
		$V_{\text{VIN\_SNS}} > 8\text{V}$	●		$\pm 1.0$	% of Reading
<b>Temperature Sensor Characteristics</b>						
TUE_TS	Total Unadjusted Error				$\pm 1$	°C
<b><math>V_{\text{OUT\_EN}}</math> Enable Output (<math>V_{\text{OUT\_EN}}[3:0]</math>) Characteristics</b>						
$V_{\text{VOUT\_EN}n}$	Output High Voltage (Note 9)	$I_{\text{VOUT\_EN}n} = -5\mu\text{A}$ , $V_{\text{DD}33} = 3.3\text{V}$	●	10	12.5	14.7
$I_{\text{VOUT\_EN}n}$	Output Sourcing Current	$V_{\text{VOUT\_EN}n}$ Pull-Up Enabled, $V_{\text{VOUT\_EN}n} = 1\text{V}$	●	-5	-6	$-\text{8}$
	Output Sinking Current	Strong Pull-Down Enabled, $V_{\text{VOUT\_EN}n} = 0.4\text{V}$	●	3	5	8
		Weak Pull-Down Enabled, $V_{\text{VOUT\_EN}n} = 0.4\text{V}$	●	33	50	60
	Output Leakage Current	Internal Pull-Up Disabled, $0\text{V} \leq V_{\text{VOUT\_EN}n} \leq 15\text{V}$	●		$\pm 1$	$\mu\text{A}$
<b><math>V_{\text{OUT\_EN}}</math> Enable Output (<math>V_{\text{OUT\_EN}}[7:4]</math>) Characteristics</b>						
$I_{\text{VOUT\_EN}n}$	Output Sinking Current	Strong Pull-Down Enabled, $V_{\text{VOUT\_EN}n} = 0.1\text{V}$	●	3	6	9
	Output Leakage Current	$0\text{V} \leq V_{\text{VOUT\_EN}n} \leq 6\text{V}$	●		$\pm 1$	$\mu\text{A}$
<b><math>V_{\text{IN}}</math> Enable Output (<math>V_{\text{IN\_EN}}</math>) Characteristics</b>						
$V_{\text{VIN\_EN}}$	Output High Voltage	$I_{\text{VIN\_EN}} = -5\mu\text{A}$ , $V_{\text{DD}33} = 3.3\text{V}$	●	10	12.5	14.7
$I_{\text{VIN\_EN}}$	Output Sourcing Current	$V_{\text{VIN\_EN}}$ Pull-Up Enabled, $V_{\text{VIN\_EN}} = 1\text{V}$	●	-5	-6	$-\text{8}$
	Output Sinking Current	$V_{\text{VIN\_EN}} = 0.4\text{V}$	●	3	5	8
	Leakage Current	Internal Pull-Up Disabled, $0\text{V} \leq V_{\text{VIN\_EN}} \leq 15\text{V}$	●		$\pm 1$	$\mu\text{A}$
<b>EEPROM Characteristics</b>						
Endurance	(Notes 10, 11)	$0^\circ\text{C} < T_J < 85^\circ\text{C}$ During EEPROM Write Operations	●	10,000		Cycles
Retention	(Notes 10, 11)	$T_J < 105^\circ\text{C}$	●	20		Years
$t_{\text{MASS\_WRITE}}$	Mass Write Operation Time (Note 12)	STORE_USER_ALL, $0^\circ\text{C} < T_J < 85^\circ\text{C}$ During EEPROM Write Operations	●	440	4100	ms
<b>Digital Inputs SCL, SDA, CONTROL0, CONTROL1, WDI/RESETB, FAULTB00, FAULTB01, FAULTB10, FAULTB11, WP</b>						
$V_{\text{IH}}$	High Level Input Voltage		●	2.1		V
$V_{\text{IL}}$	Low Level Input Voltage		●		1.5	V
$V_{\text{HYST}}$	Input Hysteresis			20		mV
$I_{\text{LEAK}}$	Input Leakage Current	$0\text{V} \leq V_{\text{PIN}} \leq 5.5\text{V}$ , SDA, SCL, CONTROL $n$ Pins Only	●		$\pm 2$	$\mu\text{A}$
		$0\text{V} \leq V_{\text{PIN}} \leq V_{\text{DD}33} + 0.3\text{V}$ , FAULTB $z$ n, WDI/RESETB, WP Pins Only	●		$\pm 2$	$\mu\text{A}$

2980fa



**ELECTRICAL CHARACTERISTICS**

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_J = 25^\circ\text{C}$ .  $V_{\text{PWR}} = V_{\text{IN\_SNS}} = 12\text{V}$ ,  $V_{\text{DD33}}$ ,  $V_{\text{DD25}}$  and  $\text{REF}$  pins floating, unless otherwise indicated. (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$t_{\text{SP}}$	Pulse Width of Spike Suppressed (Note 13)			98		ns
$t_{\text{TIMEOUT\_BUS}}$	Time Allowed to Complete any PMBus Command After Which Time SDA Will Be Released and Command Terminated	Mfr_config_all_longer_pmbus_timeout = 0 Mfr_config_all_longer_pmbus_timeout = 1	● ●	25 200	35 280	ms ms

**Additional Digital Timing Characteristics**

$t_{\text{OFF\_MIN}}$	Minimum Off Time for Any Channel			100		ms
-----------------------	----------------------------------	--	--	-----	--	----

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating for extended periods may affect device reliability and lifetime.

**Note 2:** All currents into device pins are positive. All currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified. If power is supplied to the chip via the  $V_{\text{DD33}}$  pin only, connect  $V_{\text{PWR}}$  and  $V_{\text{DD33}}$  pins together.

**Note 3:** The LTC2980 electrical characteristics apply to each half of the device, unless otherwise noted. The specifications and functions are the same for both Device A pins and Device B pins.

**Note 4:** The ADC total unadjusted error includes all error sources. First, a two-point analog trim is performed to achieve a flat reference voltage ( $V_{\text{REF}}$ ) over temperature. This results in minimal temperature coefficient, but the absolute voltage can still vary. To compensate for this, a high-resolution, drift-free, and noiseless digital trim is applied at the output of the ADC, resulting in a very high accuracy measurement.

**Note 5:** Hysteresis in the output voltage is created by package stress that differs depending on whether the module was previously at a higher or lower temperature. Output voltage is always measured at  $25^\circ\text{C}$ , but the module is cycled to  $105^\circ\text{C}$  or  $-40^\circ\text{C}$  before successive measurements. Hysteresis is roughly proportional to the square of the temperature change.

**Note 6:** The current sense resolution is determined by the L11 format and the mV units of the returned value. For example a full scale value of  $170\text{mV}$  returns a L11 value of  $0x2A8 = 680 \cdot 2^{-2} = 170$ . This is the lowest range

that can represent this value without overflowing the L11 mantissa and the resolution for 1LSB in this range is  $2^{-2}\text{ mV} = 250\mu\text{V}$ . Each successively lower range improves resolution by cutting the LSB size in half.

**Note 7:** The time between successive ADC conversions (latency of the ADC) for any given channel is given as:  $36.9\text{ms} + (6.15\text{ms} \cdot \text{number of ADC channels configured in Low Resolution mode}) + (24.6\text{ms} \cdot \text{number of ADC channels configured in High Resolution mode})$ .

**Note 8:** Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to full-scale code, 1023.

**Note 9:** Output enable pins are charge pumped from  $V_{\text{DD33}}$ .

**Note 10:** EEPROM endurance and retention are guaranteed by design, characterization and correlation with statistical process controls. The minimum retention specification applies for devices whose EEPROM has been cycled less than the minimum endurance specification.


**Note 11:** EEPROM endurance and retention will be degraded when  $T_J > 105^\circ\text{C}$ .

**Note 12:** The LTC2980 will not acknowledge any PMBus commands while a mass write operation is being executed. This includes the STORE\_USER\_ALL and MFR\_FAULT\_LOG\_STORE commands or a fault log store initiated by a channel faulting off.

**Note 13:** Maximum capacitive load,  $C_B$ , for SCL and SDA is  $400\text{pF}$ . Data and clock rise time ( $t_r$ ) and fall time ( $t_f$ ) are:










$$(20 + 0.1 \cdot C_B) \text{ (ns)} < t_r < 300\text{ns} \text{ and } (20 + 0.1 \cdot C_B) \text{ (ns)} < t_f < 300\text{ns}.$$

$C_B$  = capacitance of one bus line in pF. SCL and SDA external pull-up voltage,  $V_{IO}$ , is  $3.13\text{V} < V_{IO} < 5.5\text{V}$ .

**PMBUS TIMING DIAGRAM**










# LTC2980

## TYPICAL PERFORMANCE CHARACTERISTICS



2980fa


## TYPICAL PERFORMANCE CHARACTERISTICS




# LTC2980

## TYPICAL PERFORMANCE CHARACTERISTICS


**V<sub>DD33</sub> Regulator Output Voltage vs Temperature**




**V<sub>DD33</sub> Regulator Load Regulation**




**Supply Current vs Supply Voltage (1/2 LTC2980)**




**Supply Current vs Temperature (1/2 LTC2980)**




**V<sub>OUT\_EN[3:0]</sub> and V<sub>IN\_EN</sub> Output High Voltage vs Current**




**V<sub>OUT\_EN[3:0]</sub> and V<sub>IN\_EN</sub> Output V<sub>OL</sub> vs Current**



**V<sub>OUT\_EN[7:4]</sub> V<sub>OL</sub> vs Current**



**V<sub>OUT\_EN[7:0]</sub> Output Voltage vs V<sub>DD33</sub>**



## PIN FUNCTIONS


PIN NAME	PIN		PIN TYPE	DESCRIPTION
	Device A	Device B		
VSENSEPO	G5	G11	In	DC/DC Converter Differential (+) Output Voltage-0 Sensing Pin
VSENSEMO	H6	H12	In	DC/DC Converter Differential (-) Output Voltage-0 Sensing Pin
VSENSEP1	E5	E11	In	DC/DC Converter Differential (+) Output Voltage or Current-1 Sensing Pins
VSENSEM1	D6	D12	In	DC/DC Converter Differential (-) Output Voltage or Current-1 Sensing Pins
VSENSEP2	A6	A12	In	DC/DC Converter Differential (+) Output Voltage-2 Sensing Pin
VSENSEM2	A5	A11	In	DC/DC Converter Differential (-) Output Voltage-2 Sensing Pin
VSENSEP3	B5	B11	In	DC/DC Converter Differential (+) Output Voltage or Current-3 Sensing Pins
VSENSEM3	C5	C11	In	DC/DC Converter Differential (-) Output Voltage or Current-3 Sensing Pins
VSENSEP4	B4	B10	In	DC/DC Converter Differential (+) Output Voltage-4 Sensing Pin
VSENSEM4	A4	A10	In	DC/DC Converter Differential (-) Output Voltage-4 Sensing Pin
VSENSEP5	C2	C8	In	DC/DC Converter Differential (+) Output Voltage or Current-5 Sensing Pins
VSENSEM5	B2	B8	In	DC/DC Converter Differential (-) Output Voltage or Current-5 Sensing Pins
VSENSEP6	E2	E8	In	DC/DC Converter Differential (+) Output Voltage-6 Sensing Pin
VSENSEM6	F2	F8	In	DC/DC Converter Differential (-) Output Voltage-6 Sensing Pin
VSENSEP7	A2	A8	In	DC/DC Converter Differential (+) Output Voltage or Current-7 Sensing Pin
VSENSEM7	A1	A7	In	DC/DC Converter Differential (-) Output Voltage or Current-7 Sensing Pin
VOUT_EN0	B1	B7	Out	DC/DC Converter Enable-0 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
VOUT_EN1	C1	C7	Out	DC/DC Converter Enable-1 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
VOUT_EN2	D1	D7	Out	DC/DC Converter Enable-2 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
VOUT_EN3	J1	J7	Out	DC/DC Converter Enable-3 Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
VOUT_EN4	H1	H7	Out	DC/DC Converter Enable-4 Pin. Open-Drain Pull-Down Output
VOUT_EN5	E1	E7	Out	DC/DC Converter Enable-5 Pin. Open-Drain Pull-Down Output
VOUT_EN6	M1	M7	Out	DC/DC Converter Enable-6 Pin. Open-Drain Pull-Down Output
VOUT_EN7	L1	L7	Out	DC/DC Converter Enable-7 Pin. Open-Drain Pull-Down Output
VIN_EN	K1	K7	Out	DC/DC Converter V <sub>IN</sub> ENABLE Pin. Output High Voltage Optionally Pulled Up to 12V by 5µA
VIN_SNS	G1	G7	In	V <sub>IN</sub> SENSE Input. This Voltage is Compared Against the V <sub>IN</sub> On and Off Voltage Thresholds in Order to Determine When to Enable and Disable, Respectively, the Downstream DC/DC Converters
V <sub>PWR</sub>	G2	G8	In	V <sub>PWR</sub> Serves as the Unregulated Power Supply Input to the Chip (4.5V to 15V). If a 4.5V to 15V Supply Voltage is Unavailable, Short V <sub>PWR</sub> to V <sub>DD33</sub> and Power the Chip Directly from a 3.3V Supply
V <sub>DD33</sub>	H2	H8	In/Out	If Shorted to V <sub>PWR</sub> , it Serves as 3.13V to 3.47V Supply Input Pin. Otherwise it is a 3.3V Internally Regulated Voltage Output. If using the internal regulator to provide V <sub>DD33</sub> , do not connect to V <sub>DD33</sub> pins of any other devices
V <sub>DD33</sub>	J2	J8	In	Input for Internal 2.5V Sub-Regulator. Short Pin J2 to Pin H2 and Pin J8 to Pin H8. If using the internal regulator to provide V <sub>DD33</sub> , do not connect to V <sub>DD33</sub> pins of any other devices
V <sub>DD25</sub>	K2	K8	In/Out	2.5V Internally Regulated Voltage Output. Do not connect to V <sub>DD25</sub> pins of any other devices
WP	M2	M8	In	Digital Input. Write-Protect Input Pin, Active High
PWRGD	L2	L8	Out	Power Good Open-Drain Output. Indicates When Outputs are Power Good. Can be Used as System Power-On Reset. The Latency of This Signal May Be as Long as the ADC Latency. See Note 7
SHARE_CLK	K3	K9	In/Out	Bidirectional Clock Sharing Pin. Connect a 5.49k Pull-Up Resistor to V <sub>DD33</sub> . Connect to all other SHARE_CLK pins in the system
WDI/RESETB	L3	L9	In	Watchdog Timer Interrupt and Chip Reset Input. Connect a 10k Pull-Up Resistor to V <sub>DD33</sub> . Rising Edge Resets Watchdog Counter. Holding This Pin Low for More Than t <sub>RESETB</sub> Resets the Chip
FAULTB00	M3	M9	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-00. Connect a 10k Pull-Up Resistor to V <sub>DD33</sub>
FAULTB01	L4	L10	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-01. Connect a 10k Pull-Up Resistor to V <sub>DD33</sub>

## PIN FUNCTIONS


PIN NAME	PIN		PIN TYPE	DESCRIPTION
	Device A	Device B		
FAULTB10	K4	K10	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-10. Connect a 10k Pull-Up Resistor to $V_{DD33}$
FAULTB11	M4	M10	In/Out	Open-Drain Output and Digital Input. Active Low Bidirectional Fault Indicator-11. Connect a 10k Pull-Up Resistor to $V_{DD33}$
SDA	M5	M11	In/Out	PMBus Bidirectional Serial Data Pin
SCL	M6	M12	In	PMBus Serial Clock Input Pin (400kHz Maximum)
ALERTB	L5	L11	Out	Open-Drain Output. Generates an Interrupt Request in a Fault/Warning Situation
CONTROL0	L6	L12	In	Control Pin 0 Input
CONTROL1	K6	K12	In	Control Pin 1 Input
ASEL0	K5	K11	In	Ternary Address Select Pin 0 Input. Connect to $V_{DD33}$ , GND or Float to Encode 1 of 3 Logic States
ASEL1	J6	J12	In	Ternary Address Select Pin 1 Input. Connect to $V_{DD33}$ , GND or Float to Encode 1 of 3 Logic States
REFP	J5	J11	Out	Reference Voltage Output
REFM	H5	H11	Out	Reference Return Pin
$V_{DACP0}$	F6	F12	Out	DAC0 Output
$V_{DACM0}$	G6	G12	Out	DAC0 Return. Connect to Channel 0 DC/DC Converter's GND Sense or Return to GND
$V_{DACP1}$	E6	E12	Out	DAC1 Output
$V_{DACM1}$	F5	F11	Out	DAC1 Return. Connect to Channel 1 DC/DC Converter's GND Sense or Return to GND
$V_{DACP2}$	C6	C12	Out	DAC2 Output
$V_{DACM2}$	B6	B12	Out	DAC2 Return. Connect to Channel 2 DC/DC Converter's GND Sense or Return to GND
$V_{DACP3}$	D5	D11	Out	DAC3 Output
$V_{DACM3}$	C4	C10	Out	DAC3 Return. Connect to Channel 3 DC/DC Converter's GND Sense or Return to GND
$V_{DACP4}$	E4	E10	Out	DAC4 Output
$V_{DACM4}$	D4	D10	Out	DAC4 Return. Connect to Channel 4 DC/DC Converter's GND Sense or Return to GND
$V_{DACP5}$	A3	A9	Out	DAC5 Output
$V_{DACM5}$	B3	B9	Out	DAC5 Return. Connect to Channel 5 DC/DC Converter's GND Sense or Return to GND
$V_{DACP6}$	D3	D9	Out	DAC6 Output
$V_{DACM6}$	C3	C9	Out	DAC6 Return. Connect to Channel 6 DC/DC Converter's GND Sense or Return to GND
$V_{DACP7}$	E3	E9	Out	DAC7 Output
$V_{DACM7}$	D2	D8	Out	DAC7 Return. Connect to Channel 7 DC/DC Converter's GND Sense or Return to GND
GND	F3, F4, G3, G4, H3, H4, J3, J4	F9, F10, G9, G10, H9, H10, J9, J10	Ground	Device A Ground Pins are Isolated from the Device B Ground Pins
DNC	F1	F7	Do Not Connect	Do Not Connect to This Pin

\*Any unused  $V_{SENSEP_n}$  or  $V_{SENSEM_n}$  or  $V_{DACM_n}$  pins must be tied to GND.

## BLOCK DIAGRAM



## BLOCK DIAGRAM



2980fa

## OPERATION

### Overview

The LTC2980 contains two independent LTC2977 devices. Each half of the LTC2980 behaves the same as a stand-alone LTC2977 including independent power supply and ground pins.

Refer to the LTC2977 data sheet for a detailed description of the device operation, the PMBus command set, and applications information.

### Device Address

Since the LTC2980 consists of two independent LTC2977 devices, each half of the LTC2980 must be configured for a unique address. The I<sup>2</sup>C/SMBus addresses of the LTC2980 are configured in the same manner as for individual LTC2977 devices. The LTC2980 also responds to

the LTC2977 global address and the SMBus alert response address, regardless of the state of the ASEL pins and the MFR\_I2C\_BASE\_ADDRESS register. Please refer to the Device Address section in the LTC2977 data sheet for more details.

### MFR\_SPECIAL\_ID

The LTC2980 contains unique MFR\_SPECIAL\_ID values to differentiate it from the LTC2977. Table 1 lists the MFR\_SPECIAL\_ID values for the LTC2980.

**Table 1. LTC2980 MFR\_SPECIAL\_ID Values**

LTC2980 DEVICE	MFR_SPECIAL_ID
Device A	0x8031
Device B	0x8041


## APPLICATIONS INFORMATION

### OVERVIEW

The LTC2980 is a digital power system manager that is capable of sequencing, margining, trimming, supervising output voltage for OV/UV conditions, providing fault management, and voltage readback for sixteen DC/DC converters. Input voltage and LTC2980 junction temperature readback are also available. Odd numbered channels can be configured to read back current sense resistor voltages. Multiple LTC2980s can be synchronized to operate in unison using the SHARE\_CLK, FAULTB and CONTROL pins. The LTC2980 utilizes a PMBus compliant interface and command set.

### POWERING THE LTC2980

The LTC2980 can be powered two ways. The first method requires that a voltage between 4.5V and 15V be applied to the V<sub>PWR</sub> pin. See Figure 1. Internal linear regulators convert V<sub>PWR</sub> down to 3.3V which drives all of the internal circuitry in each device. Do not tie the V<sub>DD33(A)</sub> and V<sub>DD33(B)</sub> pins together since each half of the LTC2980 has independent voltage regulators.



**Figure 1. Powering LTC2980 Directly from an Intermediate Bus**

## APPLICATIONS INFORMATION

Alternatively, power from an external 3.3V supply may be applied directly to the  $V_{DD33}$  pins using a voltage between 3.13V and 3.47V. Tie  $V_{PWR}$  to the  $V_{DD33}$  pins. See Figure 2. In this case,  $V_{DD33(A)}$  and  $V_{DD33(B)}$  may be tied together. All functionality is available when using this alternate power method. The higher voltages needed for the  $V_{OUT\_EN[0:3]}$  pins and bias for the  $V_{SENSE}$  pins are charge pumped from  $V_{DD33}$ .




Figure 2. Powering LTC2980 from External 3.3V Supply

The method used to power each device in the LTC2980 is independent of the other device. Either method may be used in any combination.

## APPLICATION CIRCUITS

### $V_{IN}$ Sense

Voltages other than  $V_{IN}$  can be monitored and supervised using the  $V_{IN\_SNS}$  pins. Each  $V_{IN\_SNS}$  pin has a calibrated internal divider allowing it to directly sense voltages up to 15V.

### Unused ADC Sense Inputs

Connect all unused ADC sense inputs ( $V_{SENSEP_n}$  or  $V_{SENSEM_n}$ ) to GND. In a system where the inputs are connected to removable cards and may be left floating in certain situations, connect the inputs to GND using 100k resistors, as shown in Figure 3.




Figure 3. Undedicated Pull-Up Resistors

## PCB ASSEMBLY AND LAYOUT SUGGESTIONS

### Bypass Capacitor Placement

The LTC2980 requires  $0.1\mu F$  bypass capacitors between the  $V_{DD33}$  pins and GND, the  $V_{DD25}$  pins and GND, and between the REFP and REFM pins. If the chip is being powered from the  $V_{PWR}$  input, then that pin should also be bypassed to GND by a  $0.1\mu F$  capacitor. In order to be effective, these capacitors should be made of high quality ceramic dielectric such as X5R or X7R and be placed as close to the chip as possible. The PCB layout should adhere to good layout guidelines. A multilayer PCB that dedicates a layer to power and ground is recommended. Low resistance and low inductance power and ground connections are important to minimize power supply noise and ensure proper device operation.

## DESIGN CHECKLIST

### I<sup>2</sup>C

- Each half of the LTC2980 must be configured for a unique address. Unique hardware ASELn values are recommended for simplest in system programming.
- The address select pins (ASELn) are tri-level; Check Table 1 of the LTC2977 data sheet.
- Check addresses for collision with other devices on the bus and any global addresses.

## APPLICATIONS INFORMATION

### Output Enables

- Use appropriate pull-up resistors on all  $V_{OUT\_EN_n}$  pins.
- Verify that the absolute maximum ratings of the  $V_{OUT\_EN_n}$  pins are not exceeded.

### $V_{IN}$ Sense

- No external resistive divider is required to sense  $V_{IN}$ ;  $V_{IN\_SNS}$  already has an internal calibrated divider.

### Logic Signals

- Verify the absolute maximum ratings of the digital pins (SCL, SDA, ALERTB, FAULTB $_n$ , CONTROL $_n$ , SHARE\_CLK, WDI, ASEL $_n$ , PWRGD) are not exceeded.
- Connect all SHARE\_CLK pins in the system together and pull up to 3.3V with a 5.49k resistor.
- Do not leave CONTROL $_n$  pins floating. Pull up to 3.3V with a 10k resistor.
- Tie WDI/RESETB to  $V_{DD33}$  with a 10k resistor. Do not connect a capacitor to the WDI/RESETB pin.
- Tie WP to either VDD33 or GND. Do not leave floating.

### Unused Inputs

- Connect all unused  $V_{SENSEP_n}$ ,  $V_{SENSEM_n}$  and  $DACM_n$  pins to GND. Do not float unused inputs. Refer to Unused ADC Sense Inputs in the Applications Information section of the LTC2977 data sheet

### DAC Outputs

- Select appropriate resistor for desired margin range. Refer to the resistor selection tool in LTpowerPlay for assistance.

### Power Supplies

- If powered from  $V_{PWR}$ , do not connect the  $V_{DD33(A)}$  and  $V_{DD33(B)}$  pins together. Each  $V_{DD33}$  pin has an independent, internal regulator.

For a more complete list of design considerations and a schematic checklist, see the Design Checklist on the LTC2980 product page:

[www.linear.com/LTC2980](http://www.linear.com/LTC2980)

## PACKAGE DESCRIPTION




LTC2980 Component BGA Pinout (Top View)

	DEVICE A						DEVICE B					
	1	2	3	4	5	6	7	8	9	10	11	12
<b>A</b>	$V_{SENSEM7}$	$V_{SENSEP7}$	$V_{DACP5}$	$V_{SENSEM4}$	$V_{SENSEM2}$	$V_{SENSEP2}$	$V_{SENSEM7}$	$V_{SENSEP7}$	$V_{DACP5}$	$V_{SENSEM4}$	$V_{SENSEM2}$	$V_{SENSEP2}$
<b>B</b>	$V_{OUT\_EN0}$	$V_{SENSEM5}$	$V_{DPCM5}$	$V_{SENSEP4}$	$V_{SENSEP3}$	$V_{DPCM2}$	$V_{OUT\_EN0}$	$V_{SENSEM5}$	$V_{DPCM5}$	$V_{SENSEP4}$	$V_{SENSEP3}$	$V_{DPCM2}$
<b>C</b>	$V_{OUT\_EN1}$	$V_{SENSEP5}$	$V_{DPCM6}$	$V_{DPCM3}$	$V_{SENSEM3}$	$V_{DACP2}$	$V_{OUT\_EN1}$	$V_{SENSEP5}$	$V_{DPCM6}$	$V_{DPCM3}$	$V_{SENSEM3}$	$V_{DACP2}$
<b>D</b>	$V_{OUT\_EN2}$	$V_{DPCM7}$	$V_{DACP6}$	$V_{DPCM4}$	$V_{DACP3}$	$V_{SENSEM1}$	$V_{OUT\_EN2}$	$V_{DPCM7}$	$V_{DACP6}$	$V_{DPCM4}$	$V_{DACP3}$	$V_{SENSEM1}$
<b>E</b>	$V_{OUT\_EN5}$	$V_{SENSEP6}$	$V_{DACP7}$	$V_{DACP4}$	$V_{SENSEP1}$	$V_{DACP1}$	$V_{OUT\_EN5}$	$V_{SENSEP6}$	$V_{DACP7}$	$V_{DACP4}$	$V_{SENSEP1}$	$V_{DACP1}$
<b>F</b>	DNC	$V_{SENSEM6}$	GND	GND	$V_{DPCM1}$	$V_{DACP0}$	DNC	$V_{SENSEM6}$	GND	GND	$V_{DPCM1}$	$V_{DACP0}$
<b>G</b>	$V_{IN\_SNS}$	$V_{PWR}$	GND	GND	$V_{SENSEPO}$	$V_{DACP0}$	$V_{IN\_SNS}$	$V_{PWR}$	GND	GND	$V_{SENSEPO}$	$V_{DACP0}$
<b>H</b>	$V_{OUT\_EN4}$	$V_{DD33}$	GND	GND	REFM	$V_{SENSEMO}$	$V_{OUT\_EN4}$	$V_{DD33}$	GND	GND	REFM	$V_{SENSEMO}$
<b>J</b>	$V_{OUT\_EN3}$	$V_{DD33}$	GND	GND	REFP	ASEL1	$V_{OUT\_EN3}$	$V_{DD33}$	GND	GND	REFP	ASEL1
<b>K</b>	$V_{IN\_EN}$	$V_{DD25}$	SHARE_CLK	FAULTB10	ASEL0	CONTROL1	$V_{IN\_EN}$	$V_{DD25}$	SHARE_CLK	FAULTB10	ASEL0	CONTROL1
<b>L</b>	$V_{OUT\_EN7}$	PWRGD	WDI	FAULTB01	ALERTB	CONTROL0	$V_{OUT\_EN7}$	PWRGD	WDI	FAULTB01	ALERTB	CONTROL0
<b>M</b>	$V_{OUT\_EN6}$	WP	FAULTB00	FAULTB11	SDA	SCL	$V_{OUT\_EN6}$	WP	FAULTB00	FAULTB11	SDA	SCL

## PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTC2980#packaging> for the most recent package drawings.

**BGA Package**  
**144-Lead (12mm × 12mm × 1.29mm)**  
 (Reference LTC DWG # 05-08-1967 Rev 0)  
**(Y144AH)**



## REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	08/17	Added EEPROM ECC information and updated Typical Application. Updated DAC Output Update Rate ( $t_{S\_VDACP}$ ). Added graph: $V_{OUT\_EN(7:0)}$ Output Voltage vs $V_{DD33}$ Updated MFR_SPECIAL_ID in Table 1	1 4 10 15

# LTC2980

## TYPICAL APPLICATION




Figure 4. LTC2980 16-Channel Application Circuit with External 3.3V Chip Power

## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC2970	Dual i2C Power Supply Monitor and Margining Controller	5V to 15V, 0.5% TUE 14-Bit ADC, 8-Bit DAC, Temperature Sensor
LTC2974	4-Channel PMBus Power System Manager	0.25% TUE 16-Bit ADC, Voltage/Current/Temperature Monitoring and Supervision
LTC2975	4-Channel PMBus Power System Manager	0.25% TUE 16-Bit ADC, Voltage/Current/Temperature Monitoring and Supervision, Input Current and Power, Input Energy Accumulator
LTC2977	8-Channel PMBus Power System Manager	0.25% TUE 16-Bit ADC, Voltage/Temperature Monitoring and Supervision
LTM®2987	16-Channel µModule PMBus Power System Manager	Dual LTC2977 with Integrated Passive Components
LTC3880	Dual Output PolyPhase Step-Down DC/DC Controller	0.5% TUE 16-Bit ADC, Voltage/Current/Temperature Monitoring and Supervision
LTC3883	Single Output PolyPhase Step-Down DC/DC Controller	0.5% TUE 16-Bit ADC, Voltage/Current/Temperature Monitoring and Supervision

2980fa